Low-Density Parity-Check Codes: Construction and Implementation

by

Gabofetswe Alafang Malema

B.S Computer Engineering

M.S Electrical Engineering and Computer Science

Thesis submitted for the degree of

Doctor of Philosophy

in

School of Electrical and Electronic Engineering, Faculty of Engineering, Computer and Mathematical Sciences

The University of Adelaide, Australia

November 2007

© Copyright 2007 Gabofetswe Alafang Malema All Rights Reserved



Typeset in $\mathbb{IAT}_{\mathrm{E}} X \, 2_{\mathcal{E}}$ Gabo
fetswe Alafang Malema

Contents

Conten	ts
Publica	tions xi
Statem	ent of Originality xiii
Acknow	vledgements xv
List of	Figures xvii
List of	Tables xxiii
Chapte	r 1. Introduction 1
1.1	Overview
1.2	LDPC Codes
1.3	Thesis Contribution
1.4	Thesis Outline
Chapte	r 2. LDPC Codes 9
2.1	Linear Block Codes
2.2	Low-Density Parity-Check Codes
2.3	LDPC Representation

2.4	LDPC	Encoding	12
2.5	LDPC	Decoding	13
	2.5.1	Decoding Algorithm	13
2.6	LDPC	Code Design	18
2.7	LDPC	Optimization and Evaluation	19
	2.7.1	LDPC Code Performance Optimization Techniques	19
	2.7.2	Error Rate	21
2.8	LDPC	Implementation	22
2.9	LDPC	Applications	22
Chante	r 3 (c	unstructing LDPC Codes	25
Chapte	1 5. 00		20
3.1	Rando	m Constructions	26
	3.1.1	MacKay Constructions	26
	3.1.2	Bit-Filling Algorithm	27
	3.1.3	Progressive Edge-Growth Algorithm	29
3.2	Struct	ured Constructions	30
	3.2.1	Combinatorial Designs	30
	3.2.2	Finite Geometry	32
	3.2.3	Algebraic Methods	33
	3.2.4	Advantages of Structured Codes	35
3.3	Colum	n-Weight Two Codes Based on Distance Graphs	36
	3.3.1	LDPC Code Graph Representation	36
	3.3.2	Cages	38
	3.3.3	Code Expansion and Hardware Implementation	39
	3.3.4	Performance Simulations	42

3.4	Code (Construction Using Search Algorithms	43
	3.4.1	Proposed Search Algorithm for Structured Codes	44
	3.4.2	Girth-Six Codes	46
	3.4.3	Girth-Eight Codes	48
	3.4.4	Performance Simulations	50
3.5	Summ	ary	51
Chapte	r 4. Co	onstructing Quasi-Cyclic LDPC Codes	53
4.1	Quasi-	Cyclic LDPC Codes	54
4.2	Propos	sed Search Algorithm for QC-LDPC Codes	56
4.3	Colum	n-Weight Two Quasi-Cyclic LDPC Codes	62
	4.3.1	Girth-Eight Codes	63
	4.3.2	Girth-Twelve Codes	65
	4.3.3	Girths Higher than Twelve	67
	4.3.4	Performance Simulations	68
4.4	Quasi-	Cyclic Codes of Higher Column-Weights	70
	4.4.1	Girth-Six Codes	70
	4.4.2	Girth-Eight Codes	74
	4.4.3	Girth-Ten and Twelve Codes	75
	4.4.4	Performance Simulations	79
4.5	Summ	ary	86
Chapte	r 5. LC	OPC Hardware Implementation	89
5.1	LDPC	Decoder Architecture Overview	90
	5.1.1	Number of Processing Nodes	90
	5.1.2	Reduced Hardware Complexity	93

	5.1.3	Numeric Precision	. 94
5.2	Encod	er Implementation	. 96
5.3	Fully]	Parallel and Random LDPC Decoders	. 97
	5.3.1	Structuring Random Codes for Hardware Implementation	. 97
5.4	Summ	ary	. 106
Chapte	гб. Q	uasi-Cyclic LDPC Decoder Architectures	109
6.1	Interco	onnection Networks for QC-LDPC Decoders	. 110
	6.1.1	Hardwired Interconnect	. 110
	6.1.2	Memory Banks	. 111
6.2	LDPC	Communication through Multistage Networks	. 113
	6.2.1	LDPC Communication	. 115
	6.2.2	Multistage Networks	. 116
	6.2.3	Banyan Network	. 116
	6.2.4	Benes network	. 119
	6.2.5	Vector Processing	. 120
6.3	Messa	ge Overlapping	. 120
	6.3.1	Matrix Permutation	. 124
	6.3.2	Matrix Space Restriction	. 126
	6.3.3	Sub-Matrix Row-Column Scheduling	. 130
6.4	Propo	sed Decoder Architecture	. 140
6.5	Summ	ary	. 142
Chapte	r 7. Co	onclusions and Future Work	145
7.1	Conclu	isions	. 145
7.2	Future	e Work	. 147

Bibliography

149

Abstract

Low-Density Parity-Check Codes: Construction and Implementation

by

Gabofetswe A. Malema

Low-density parity-check (LDPC) codes have been shown to have good error correcting performance approaching Shannon's limit. Good error correcting performance enables efficient and reliable communication. However, a LDPC code decoding algorithm needs to be executed efficiently to meet cost, time, power and bandwidth requirements of target applications. The constructed codes should also meet error rate performance requirements of those applications. Since their rediscovery, there has been much research work on LDPC code construction and implementation. LDPC codes can be designed over a wide space with parameters such as girth, rate and length. There is no unique method of constructing LDPC codes. Existing construction methods are limited in some way in producing good error correcting performing and easily implementable codes for a given rate and length. There is a need to develop methods of constructing codes over a wide range of rates and lengths with good performance and ease of hardware implementability. LDPC code hardware design and implementation depend on the structure of target LDPC code and is also as varied as LDPC matrix designs and constructions. There are several factors to be considered including decoding algorithm computations, processing nodes interconnection network, number of processing nodes, amount of memory, number of quantization bits and decoding delay. All of these issues can be handled in several different ways.

This thesis is about construction of LDPC codes and their hardware implementation. LDPC code construction and implementation issues mentioned above are too many to be addressed in one thesis. The main contribution of this thesis is the development of LDPC code construction methods for some classes of structured LDPC codes and techniques for reducing decoding time. We introduce two main methods for constructing structured codes. In the first method, column-weight two LDPC codes are derived from distance graphs. A wide range of girths, rates and lengths are obtained compared to existing methods. The performance and implementation complexity of obtained codes depends on the structure of their corresponding distance graphs. In the second method, a search algorithm based on bit-filing and progressive-edge growth algorithms is introduced for constructing quasi-cyclic LDPC codes. The algorithm can be used to form a distance or Tanner graph of a code. This method could also obtain codes over a wide range of parameters. Cycles of length four are avoided by observing the row-column constraint. Row-column connections observing this condition are searched sequentially or randomly. Although the girth conditions are not sufficient beyond six, larger girths codes were easily obtained especially at low rates. The advantage of this algorithm compared to other methods is its flexibility. It could be used to construct codes for a given rate and length with girths of at least six for any sub-matrix configuration or rearrangement. The code size is also easily varied by increasing or decreasing sub-matrix size. Codes obtained using a sequential search criteria show poor performance at low girths (6 and 8) while random searches result in good performing codes.

Quasi-cyclic codes could be implemented in a variety of decoder architectures. One of the many options is the choice of processing nodes interconnect. We show how quasi-cyclic codes processing could be scheduled through a multistage network. Although these networks have more delay than other modes of communication, they offer more flexibility at a reasonable cost. Banyan and Benes networks are suggested as the most suitable networks.

Decoding delay is also one of several issues considered in decoder design and implementation. In this thesis, we overlap check and variable node computations to reduce decoding time. Three techniques are discussed, two of which are introduced in this thesis. The techniques are code matrix permutation, matrix space restriction and sub-matrix row-column scheduling. Matrix permutation rearranges the parity-check matrix such that rows and columns that do not have connections in common are separated. This techniques can be applied to any matrix. Its effectiveness largely depends on the structure of the code. We show that its success also depends on the size of row and column weights. Matrix space restriction is another technique that can be applied to any code and has fixed reduction in time or amount of overlap. Its success depends on the amount of restriction and may be traded with performance loss. The third technique already suggested in literature relies on the internal cyclic structure of sub-matrices to achieve overlapping. The technique is limited to LDPC code matrices in which the number of sub-matrices is equal to row and column weights. We show that it can be applied to other codes with a lager number of

Contents

sub-matrices than code weights. However, in this case maximum overlap is not guaranteed. We calculate the lower bound on the amount of overlapping. Overlapping could be applied to any sub-matrix configuration of quasi-cyclic codes by arbitrarily choosing the starting rows for processing. Overlapping decoding time depends on inter-iteration waiting times. We show that there are upper bounds on waiting times which depend on the code weights. Waiting times could be further reduced by restricting shifts in identity sub-matrices or using smaller sub-matrices. This overlapping technique can reduce the decoding time by up to 50% compared to conventional message and computation scheduling.

Techniques of matrix permutation and space restriction results in decoder architectures that are flexible in LDPC code design in terms of code weights and size. This is due to the fact that with these techniques, rows and columns are processed in sequential order to achieve overlapping. However, in the existing technique, all sub-matrices have to be processed in parallel to achieve overlapping. Parallel processing of all code sub-matrices requires the architecture to have the number of processing units at least equal to the number sub-matrices. Processing units and memory space should therefore be distributed among the sub-matrices according to the sub-matrices arrangement. This leads to high complexity or inflexibility in the decoder architecture. We propose a simple, programmable and high throughput decoder architecture based on matrix permutation and space restriction techniques.

Publications

- G. Malema and M. Liebelt, "Quasi-Cyclic LDPC Codes of Column-Weight Two using a Search Algorithm", *European Journal of Advances in Signal Processing*, Volume 2007, Article ID 45768, 8 pages, 2007.
- G. Malema and M. Liebelt, "High Girth Column-Weight Two LDPC Codes based on Distance Graphs", *European Journal of Wireless Communications and Networking*, Volume 2007, Article ID 48158, 5 pages, 2007.
- G. Malema and M. Liebelt, "Very Large Girth Column-weight two Quasi-Cyclic LDPC Codes", International Conference on Signal Processing, pp.1776-1779, Guilin, China, Nov, 2006.
- 4. G. Malema and M. Liebelt, "Interconnection network for structured Low-Density Parity-Check Decoders", *Asia Pacific Communications Conference*", pp.537-540, Perth, Australia, October, 2005.
- G.Malema, M. Liebelt and C.C. Lim," Reduced routing in fully-parallel LDPC decoders", SPIE: International Symposium on Microelectronics, MEMS, and Nanotechnology, Brisbane, Australia, December 2005.
- G.Malema and M. Liebelt," Low-Complexity Regular LDPC codes for Magnetic Storage Devices", *Enformatika : International Conference on Signal Processing*, vol.7, pp. 269-271, August, 2005.
- G. Malema and M. Liebelt, "Programmable Low-Density Parity-Check Decoder", Intelligent Signal Processing and Communications Systems, (ISPACS'04), pp.801-804, Nov,2004.

Statement of Originality

This work contains no material that has been accepted for the award of any other degree or diploma in any university or other tertiary institution and, to the best of my knowledge and belief, contains no material previously published or written by another person, except where due reference has been made in the text.

I give consent to this copy of the thesis, when deposited in the University Library, being available for loan and photocopying.

Signed

Date

Acknowledgements

This work is dedicated to my mother, Tshireletso Alafang.

I would like to thank my supervisors, Assoc. Prof. M. Liebelt and Assoc. Prof. C.C. Lim, for the guidance they have provided throughout my research. Thank you, Prof. M. Liebelt for also reading my thesis. Your comments have been of a great help. I am also grateful to the staff of School of Electrical and Electronic Engineering for their collective support. My office mates and colleagues, Tony, Adam, Zhu and Bobby you have helped me a lot.

I also thank my mother again for giving me a second chance in education. Without your vision and patience I wouldn't be where I am. And thanks Dad, Alafang Malema, for listening.

Gabofetswe Alafang Malema

List of Figures

1.1	A basic communication system block diagram	2
2.1	LDPC code (a) matrix representation (b) Tanner graph representation	12
2.2	MPA calculations on a Tanner graph	17
3.1	Combinational design (a) points and subset arrangement with correspond- ing graph form (b) incidence matrix	32
3.2	(a) Finite geometry with $\rho = 2$ and $\gamma = 3$ (b) corresponding type-I incidence matrix.	33
3.3	A LDPC code matrix derived from a distance graph.	37
3.4	A (6,4) cage graph	41
3.5	A matrix representation of (6,4) cage graph	41
3.6	$(4,5)$ cage graph with 19 vertices. \ldots \ldots \ldots \ldots \ldots \ldots	42
3.7	BER performances of very high girth LDPC codes constructed from cage graphs (25 iterations)	42
3.8	BER performances of some $(k, 5)$ -cages LDPC codes (25 iterations)	43
3.9	Column formations for column-weight three girth six codes using type I connections (a) $(16,3,4)$ code (b) $(20,3,4)$ code	47
3.10	Column formations for column-weight three girth six codes using type II connections (a) $(20,3,4)$ code (b) $(24,3,4)$ code	47

List of Figures

3.11	Column formations for column-weight four girth six codes (a) type I connections (b) type II connections	48
3.12	Column formations for a girth eight (64,3,4) code	49
3.13	Column formations graph structure for girth eight codes for $(N,3,k)$ codes.	49
3.14	BER performances of obtained codes with 25 iterations	51
4.1	Quasi-cyclic code sub-matrices arrangement (a) with all non-zero sub- matrices (b) with zero sub-matrices	55
4.2	Graph representation of a $(16,2,4)$ code with girth eight	59
4.3	Matrix representation of a $(16,2,4)$ code with girth eight	59
4.4	General structure of QC-LDPC codes using sequential search	59
4.5	LDPC graph three-cycle formations with three groups	62
4.6	Formation of smaller cycles than the target girth	63
4.7	(49,2,7) girth-eight code (a) row connections (b) distance graph connections, (7,4) cage	64
4.8	Row connections for a $(70,2,7)$ code with girth eight	64
4.9	Girth-eight (49,2,7) code using random search	64
4.10	Row connections for girth-twelve LDPC codes (a) (60,2,4) code (b) (80,2,4) code	67
4.11	Group row connections forming girth-sixteen LDPC code with row weight of 4	67
4.12	BER performance of obtained codes with 35 iterations	70
4.13	BER performance of larger dimension codes compared to graphical codes with 35 iterations.	71
4.14	Girth-six (42,3,6) code using sequential searches	72
4.15	Row-column connections for (a) (42,4,6) and (b) (42,5,6) girth-six quasi- cyclic codes	73

4.16	Group shifts increments for girth-six code.	74
4.17	Row-column connections for a (42,3,6) quasi-cyclic girth-six code using a random search.	74
4.18	BER performance curves for $(3,6)$ regular codes with 25 iterations	80
4.19	Simple protograph with derived code graph structure	81
4.20	QC-LDPC code structures (a) irregular structure (b) regular structure	82
4.21	BER performances of irregular compared to regular codes	83
4.22	BER performances regular (504,3,6) qc-ldpc code compared to Mackay and PEG codes of the same size.	83
4.23	BER performances regular (1008,3,6) qc-ldpc codes compared to Mackay and PEG codes of the same size	84
4.24	BER performances irregular (504,3,6) qc-ldpc code compared to Mackay and irregular PEG codes of the same size.	84
4.25	BER performances irregular (1008,3,6) qc-ldpc code compared to Mackay and irregular PEG codes of the same size.	85
4.26	BER performances high-rate qc-ldpc code compared to a finite geometry code	85
5.1	Fully parallel LDPC decoder architecture	91
5.2	Serial LDPC decoder architecture with unidirectional connections	92
5.3	Semi-parallel LDPC decoder architecture with unidirectional connections	93
5.4	Rearranged LDPC matrix for reduced encoding	95
5.5	Shift encoder for quasi-cyclic LDPC codes	95
5.6	Restricted space for random code matrix	98
5.7	Conventional and half-broadcasting node connections	98
5.8	Unordered and ordered random code matrix space.	98
5.9	Row-column connections for an 18×36 random code	100

Permuted 18×36 random code
Column-row ranges for a random (36,3,6) LDPC matrix
Unordered random matrix space, with average wire length of 500. $\dots \dots \dots$
Rearranged random matrix space with average wire length reduced by 13%. 103
Row ranges or bandwidths for the original and rearranged matrices 104
Maximum cut is the number of row-ranges crossing a column 104
Number of vertical row-range cuts for columns
Block diagram of LDPC decoder direct interconnection nodes
Sub-matrix configuration for a parity-check matrix
Block diagram of LDPC decoder using memory blocks for communication. 113
Crossbar communication network
Block diagram of a LDPC decoder using multistage networks
2×2 switch passes input data to lower or upper output port
4x4 and 8x8 banyan networks
A 8x8 Benes network
Computation scheduling of check and variable nodes with and without overlapping
Plot of gain with respect to the number of iterations when inter-iteration waiting time is zero
Plot of gain with respect to waiting times compared to sub-matrix size, p . 123
Row-column connections space
Scheduling by rearranging the matrix (a) original constructed LDPC matrix (b) rearranged LDPC matrix
Overlapped processing of the rearranged matrix
Overlapping by matrix space restriction

6.16	Quasi-cyclic basis matrix (a) without space restriction (b) with space re- striction
6.17	BER performance of restricted and unrestricted qc-ldpc codes
6.18	Another overlapping by matrix space restriction
6.19	BER performance of restricted and unrestricted qc-ldpc codes using second space restriction (25 iterations)
6.20	quasi-cyclic code
6.21	Scheduling example of check and variable nodes with overlapping 131
6.22	Calculation of starting addresses for check and variable nodes with over- lapping
6.23	Maximum distance covering all points on a circle (a) with two points (b) with three points
6.24	Gain with varying waiting time and zero or constant inter-iteration waiting time
6.25	Waiting times for a quasi-cyclic (1008,3,6) code of example in Figure 4.24. 136
6.26	BER performance of code with constrained shifts compared to code with unconstrained shifts (25 iterations)
6.27	Matrix configuration with matrix space restriction
6.28	Overlapping Decoder architecture based on matrix permutation and space restriction
6.29	Pipelining of reading, processing and writing stages of decoding computa- tions
6.30	Overlapping Decoder architecture based on matrix permutation and space restriction

List of Tables

3.1	Sizes of some known cubic cages with corresponding code sizes, girths and	
	rates	39
3.2	Some of known cages graphs with vertex degree higher than three	40
3.3	Column-weight four girth-six minimum group sizes	50
3.4	Column-weight three girth-eight minimum group sizes using type II connections	50
4.1	Girth-twelve $(N, 2, k)$ code sizes using sequential searches and two row groups.	66
4.2	Girth-twelve $(N, 2, k)$ codes sizes using random searches and two row groups.	68
4.3	Code sizes with girth higher than twelve using sequential searches	69
4.4	girth-six minimum group sizes with a sequential search	71
4.5	(N,3,k) and $(N,4,k)$ girth-eight codes minimum group sizes using sequential search.	75
4.6	Obtained $(N,3,k)$ girth-eight LDPC codes sizes using random searches $\ . \ .$	75
4.7	(N,3,k) LDPC codes sizes with girth ten and twelve	79
5.1	Results for different parity-check matrix sizes. (original/reordered matrix)	106
6.1	Variable to check nodes communication	118
6.2	Check to variable nodes communication	118