

## High Performance RF CMOS VCOs for Wireless Communication

 $\mathbf{B}\mathbf{y}$ 

Tae Youn Kim

B.E. (EEE, Hons), The University of Adelaide, 2000

## A Thesis

Submitted to the School of Electrical and Electronic Engineering in Fulfillment of the Requirements

for the Degree of

**Doctor of Philosophy** 

Department of Electrical and Electronic Engineering

The University of Adelaide

Australia

©Copyright by Tae Youn Kim, October 2004

All rights reserved

## **ABSTRACT**

This thesis is dedicated to develop a set of general and systematic techniques to design and produce high performance monolithic CMOS VCOs to use in modern wireless front-end chips.

In general, there are four topics covered in this research work. First, existing oscillator phase noise estimation theories are discussed. Some of these theories lead to simple and rough estimation of the phase noise, while some forms the basis for more complicated and accurate phase noise estimation performed by modern CAD tools.

Second, the operation and noise performance of a number of differential LC tuned VCO topologies are investigated in detail. Some common misconceptions associated with cross-coupled oscillators, including the incorrect linear oscillation amplitude expressions, nonexistence of a VCO bias region called voltage-limited region, and the non-apparent topological advantage of the complementary topology are addressed. Also, the noise sources associated with differential LC tuned VCOs are identified and investigated. Upconversion processes of low frequency flicker noise through various upconversion processes are discussed.

Third, based on the understandings acquired from the differential *LC* tuned oscillator analyses, a set of new optimization techniques is developed. These techniques allow for design of the best performing VCO realizable for a given process technology, chip area, and power budget. A new geometric monolithic planar spiral inductor optimization technique, an efficient way to trade between power consumption and phase

noise performance via L/C ratio scaling, appropriate sizing of the cross-coupled transistors, and a low-power, low-noise current biasing technique are among the VCO optimization techniques developed in this research work.

Lastly, the VCO optimization techniques developed are tested and validated by fabricating a number of VCOs using two different modern CMOS process technologies and analyzing their performances. The performances of these VCOs are then compared against the state-of-the-art monolithic VCOs reported in the literature. The comparison is not limited to CMOS VCOs, but extends to other competing process technologies such as bipolar technology. The comparison clearly shows the superiority of some of the VCOs designed and fabricated in this research work.

## TABLE OF CONTENTS

ABSTRACT	111
STATEMENT OF ORIGINALITY	V
ACKNOWLEDGMENTS	V]
TABLE OF CONTENTS	VI]
LIST OF FIGURES	XI
LIST OF TABLES	XVII
LIST OF ACRONYMS	XVIII
LIST OF SYMBOLS	XXII
LIST OF CONSTANTS	XXIVV
CHAPTER1: INTRODUCTION	1
1.1 WIRELESS COMMUNICATIONS	1
1.2 MODERN RADIO TRANSCEIVER	2
1.2.1 Reciprocal Mixing	4
1.2.2 OFDM and Phase Noise	7
1.3 VOLTAGE:CONTROLLED OSCILLATORS	9
1.3.1 Monolithic CMOS VCOs	11
1.3.2 Current Monolithic VCO Performances	14
1.4 OBJECTIVES	15
1.5 SCOPES	16
1.6 MAJOR CONTRIBUTIONS	18
1.7 THESIS ORGANIZATION	
CHPATER2: V	22
2 1 INTRODUCTION	22

2.2 PHASE NOISE	24
2.3 LINEAR OSCILLATORS	26
2.3.1 Linear LC Tuned Oscillator Analysis	28
2.3.2 Ring Oscillator Analysis	32
2.3.3 Limitations of the LTI Model	34
2.3.4 Figure of Merit	34
2.4 NONLINEAR OSCILLATORS	
2.4.1 Linear Time-Varying Oscillator Model	38
2.4.2 Phase Noise Simulator	
2.4.3 Limitations of Simulator	44
2.5 CONCLUSIONS	47
CHAPTER3: DIFFERENTIAL LC TUNED OSCILLATORS -	
3.1 INTRODUCTION	49
3.2 CROSS-COUPLED OSCILLATORS	50
3.2.1 NMOS-Only Topology	55
3.2.2 Other Cross-Coupled Topologies	70
3.3 FREQUENCY TUNING METHODS	76
3.3.1 Varactors	77
3.3.2 Continuous Tuning	88
3.3.3 Discrete Tuning	91
3.4 PHASE NOISE SOURCES	96
3.4.1 Passive Resonator Noise	98
3.4.2 Tail Transistor Noise	100
3.4.3 Cross-Coupled Pair Noise	103
3.4.4 External Noise Sources	106
3.5 CONCLUSIONS	109
CHAPTER4: OPTIMIZATION TECHNIQUES	111
4.1 INTRODUCTION	111
4.2 MONOLITHIC INDUCTORS	112

113
115
116
118
120
120
122
130
135
140
140
141
153
157
157
159
162
164
164
165
167
168
173
177
189
190
192
193
199
200

5.5.3 Low Noise Measures 2	Ω.
5.5.5 Low house measures 2	OU
5.5.4 Results 2	808
5.6 CONCLUSIONS2	14
CHAPTER6: HIGH PERFORMANCE BULK CMOS VCOS 21	18
6.1 INTRODUCTION 2	18
6.2 0.18μm BULK CMOS PROCESS 2	219
6.3 LOW-NOISE 5GHZ VCO 2:	21
6.3.1 Inductor Design 2	222
6.3.2 VCO Design 2	24
6.3.3 Results 2	28
6.4 INDUSTRIAL QUALITY 5GHZ VCO 2:	32
6.4.1 Specifications2	33
6.4.2 Tank Design	35
6.4.3 VCO Design 2	38
6.4.4 Bias Current Generator 2	41
6.4.5 Amplitude Detector 2	245
6.4.6 Results 2	246
6.5 VCO PERFORMANCE COMPARISON 2	257
6.6 CONCLUSIONS2	259
CHAPTER7: CONCLUSIONS AND RECOMMENDATIONS 2	60
7.1 CONCLUSIONS2	260
7.2 RECOMMENDATIONS 2	264
REFERENCES2	66
APPENDIX2	77