THE UNIVERSITY OF ADELAIDE



Inverter

DV

Gürhan Ertaşgın

A thesis submitted in partial fulfillment for the degree of Doctor of Philosophy

in the

Faculty of Engineering, Computer and Mathematical Sciences School of Electrical and Electronic Engineering

August 2010

APPENDIX A

DC LINK INDUCTOR DESIGN

A.1 Inductor Design for 160 W CSI

The design of the inductor for a grid-connected PV CSI has an important trade-off with regards to its sizing : the larger the energy storage, the lower the current ripple and hence PV average power loss; but the larger the inductor's size, cost and power losses.

Dimensions of the inductor are coded to express some of the calculation formulas clearly beside the preliminary drawing of the designed inductor in Fig. A.1. The value of the inductance L is chosen such that the inductor current ripple peak magnitude is a small fraction of the maximum PV array output current. Therefore core of the inductor has to be quite big and the airgap g is employed should be sufficiently large to prevent saturation of the core by the peak current $I + \Delta I$. For this reasons the inductor consists of four (0.27 mm GOSS) "U" cores and two airgaps. Another trade-off should be noted here amongst copper losses, wire diameter and hence cost of the inductor. Therefore next section provides calculations to obtain an optimum DC link inductor for the required amount of energy storage.



FIGURE A.1: Dimensions for the designed inductor for calculations and sectioned inductor drawing.

A.1.1 Inductor Volume Calculations

The energy in the inductor is generated by the current flowing through the inductor and stored in the magnetic field. Energy storage capability is increased with the volume. The volume of the inductor can be calculated if flux density and required energy storage E_0 are known. This can be done using the magnetic energy equation (A.1). The amount of magnetic flux Φ , which is the counterpart of the electric current in an electric circuit, can be expressed for per unit cross-sectional as flux density B.

$$E_0 = \frac{1}{2} \frac{B^2}{\mu_0} V \tag{A.1}$$

A.1.2 Inductor Airgap and Windings

Inductor airgap is critical that usually more energy is stored in airgap than in rest of magnetic circuit. Therefore the core can be defined as equivalent gap g_E . Hence calculation of the total gap g_T will allow us to determine g_E and actual gap value g of the inductor. This can be done using flux density equation (A.2).

$$B = \mu_0 \frac{NI}{g_T} \tag{A.2}$$

where μ_0 is the permeability of free space and N is the number of turns. In (A.2), number of turns need to be presumed as well. The relation amongst size, number of turns and airgap can be seen here for constant current value. From the total gap value, g_E and g can be obtained in (A.3).

$$g_T = g_E + g \tag{A.3}$$

Mean core magnetic path length l_C , which is a path that follows an average magnetic field line around the interior of the core, can be found by (A.4).

$$l_C = g_E \,\mu_R \tag{A.4}$$

So far dimensions of the inductor airgap and number of turns are predicted and dimensions of the inductor can be calculated from Fig. A.1 based on the mean path length in (A.5).

$$l_C = 2\left(A + K - 2S\right) \tag{A.5}$$

Determination of the dimensions of the inductor yields other calculations such as packing factor.

A.1.3 Packing Factor

Packing factor pF is one of the most important design constraints of the magnetic devices. pF is the ratio of total winding area A_{WT} to core window area W_A . A_{WT} is proportional to number of turns.

$$A_{WT} = N A_W \tag{A.6}$$

where A_W is the radius value of the copper wire. Window area can be calculated using Fig. A.1.

$$W_A = G F \tag{A.7}$$

After calculating total winding area and core window area, pF can be determined from (A.8) below.

$$pF = \frac{A_{WT}}{W_A} \tag{A.8}$$

A.1.4 Copper Loss

Although inductor reduces 100 Hz fluctuations it has large copper loss which has a big fraction in the total power loss as seen in Fig. 6.15. To calculate copper loss, the mean length per turn MLT has to be determined.

$$MLT = [D + (2F) + (2S)] 2$$
(A.9)

Then it is now possible to calculate the resistance of the inductor winding from (A.10). As total winding area, wire resistance is proportional to the number of turns.

$$R_{CU} = \rho \, \frac{N(MLT)}{A_W} \tag{A.10}$$

where R_{CU} is the inductor copper resistance. As it is mentioned due to the significance of copper loss, temperature effect should be taken into account for accurate loss calculation. Assuming the nominal temperature $T_1 = 25^{\circ}$ C and the maximum temperature is $T_2 = 40^{\circ}$ C. Hence the coil resistance at 40°C ($R_{CU(40^{\circ}C)}$) can be calculated by (A.11).

$$R_{CU(40^{\circ}C)} = R_{CU} \left(1 + a \left(T_2 - T_1 \right) \right)$$
(A.11)

where a is the temperature coefficient of the copper. Hence a well-known DC power formula yields to predict possible copper loss in the inductor.

$$P_{CU} = I^2 R_{CU(40^{\circ}C)} \tag{A.12}$$

The above procedure represents a way of determining DC link inductor that is suitable for use with the proposed grid-connected inverter. Once the peak to peak ripple is determined based on (3.6), the core material size, gap value and number of windings can be obtained. Then power loss calculations and some of the constraints can be taken into account. For the sake of simplicity the design calculations are optimised and some of the constraint issues are ignored as they are not scope of this thesis. However these optimised calculations were used for the inductor which is constructed for the 160 W prototype inverter and it worked reasonably well. A summary of the calculated inductor properties, at rated power, is shown in Table A.1. Two inductors were designed and built for the 160 W CSI inverter, one with a stored energy of approximately 1 J (1.15 J, 112 mH) and one with a stored energy of approximately 2 J (1.96 J, 192 mH). The inductors were both constrained to have copper losses which were of the order of 5 W. Their characteristics are listed in Table A.1. Both the 192 mH inductor (see Fig. A.2) and the 112 mH inductor are designed for the rated PV array current (I_0) that corresponds to peak power (P_0). The calculated peak to peak current ripple ($\Delta I/I_0$) is around 13% for the large inductor.



FIGURE A.2: Grid-connected CSI test arrangement showing light covered PV modules (1), the 192 mH inductor (2), current wave-shaper (3), thyristor based inverter (4) and microcontroller (5).

TABLE A.1: Parame	eters of the	two inductors	for the	proposed	CSI
-------------------	--------------	---------------	---------	----------	-----

Parameter	Inductor 1	Inductor 2
Rated maximum input power (P_0)	160 W	$160 \mathrm{W}$
Input current for $P_0(I_0)$	4.5 A	4.5 A
Input voltage (V_0)	$35 \mathrm{V}$	$35 \mathrm{V}$
Inductance (L)	112 mH	$192 \mathrm{~mH}$
Stored energy	$1.15 { m J}$	1.96 J
Diameter of the copper wire	2.4 mm	2.4 mm
Number of turns (N)	249	200
Resistance at $40^{\circ}C(R_{CU})$	0.25 ohm	0.324 ohm
Power losses in the inductor (P_{CU})	$5.0 \mathrm{W}$	$6.7 \mathrm{W}$
Current ripple (peak-to-peak)	21.3~%	12.8~%
Peak flux density (B)	$1.5 \mathrm{T}$	1 T
Copper winding packing factor	0.46	0.37
Volume	0.00052 m^3	0.0021 m^3
Mass	$5.5 \ \mathrm{kg}$	$15.5 \ \mathrm{kg}$

A.2 Experimental Results

Fig. A.3 shows the measured inductance versus AC rms current. Two measurement methods were used, firstly instantaneous flux-linkage λ based on integrating v(t) - i(t)R, and secondly using AC reactance. Both methods gave similar results.



FIGURE A.3: Measured inductance of the two different DC link inductors.

Up to this point the inductor losses are assumed to be resistive (copper losses), however the inductor core also has iron losses which include hysteresis and eddy-current losses. Iron losses also increase the effective resistance of the coil even at low frequencies. At high frequencies the skin effect leads to big reductions in the effective cross-sectional area of the wire and the resistance of a coil is often many times greater than its DC value.

Fig. A.4 shows the measured larger (192 mH) inductor iron losses at 50 Hz, as a function of both current and voltage. Presuming that half of the iron loss is hysteresis and the other half is eddy-current, the losses with the 100 Hz fluctuation was consistently estimated at about 0.08 W from both the rated inductor current and voltage ripple (see Table A.2) at MPP.

The indicated power variations in Fig. 3.5 (see Chapter 3) can also be seen in Fig. A.5. The figure shows the measured PV cell voltage, current and power waveforms. Fig. A.5(b) shows the measured waveshaper input voltage, current and power waveforms.



FIGURE A.4: Iron loss vs. (a) coil current and (b) voltage for the 192 mH inductor. Measured 50 Hz test points (circles) and estimated 100 Hz loss (dashed line).



FIGURE A.5: The measured PV array output current, voltage and power waveforms (the vertical scales are 1 A, 10 V and 50 W, and horizontal scale is 5 ms per division) (a), the measured WS input voltage, current and power waveforms (the vertical scales are 50 V, 2 A and 200 W, and horizontal scale is 5 ms per division respectively) (b).

Table A.2 provides the simulation and test results for the 160 W (using the first prototype with two series BP380U PV modules in this case before second prototype was constructed) current-source GCI describing the PV array ripple and the inductor losses. The measured PV array current ripple (13.4%) shows a good correspondence with the simulated results (13.0%) however the measured voltage ripple was much less than the calculated value. This is likely to be due to bandwidth issues associated with the constantcurrent power supply used for the dark I-V arrangement. This power supply has output capacitance which reduces its output impedance at 100 Hz. When the constant-current power supply was connected directly to the PV array, the measured voltage ripple was

	102 mH Inductor		
	192 IIIn Inductor		
	Calculated	Tests	
Maximum Power Point			
V_{PV}	$38.3 \mathrm{V}$	$36.97~\mathrm{V}$	
I_{PV}	4.33 A	4.39 A	
P_{PV}	$166.6~\mathrm{W}$	$162.9~\mathrm{W}$	
PV array ripple analysis			
v_{PV} (p-p)	12.7~%	7.6~%	
i_{PV} (p-p)	13.0~%	13.4~%	
p_{PV} (p-p)	2.65~%	6.10~%	
p_{LOSS} (ripple)	1.33~%	3.10~%	
Total PV power reduction	$2.22 \mathrm{W}$	$5.00 \mathrm{W}$	
Inductor losses			
DC copper loss	$6.07 \mathrm{W}$	$5.86 \mathrm{W}$	
100 Hz copper + iron loss	$0.09 \mathrm{W}$	$0.15 \mathrm{W}$	
PWM loss	-	$0.10 \mathrm{W}$	
Total inductor loss	6.16 W	6.11 W	
PV array power reduction	8.38 W	11.11 W	
and inductor losses			

TABLE A.2: 160 W inductor measured results.

only about 30% of the simulated value. A 12 Ω resistor was then inserted between the power supply and the PV array in order to increase its high-frequency output impedance which increased the measured PV array voltage ripple to 60% of the simulated value. This confirmed the output impedance issue. Unfortunately it was not possible to use higher value series resistances due to output voltage constraints of the power supply. This effect also caused the PV array output power reduction to have significant error as it was assumed that the power reduction was equal to half the peak to peak ripple in the instantaneous PV array power.

The inductor loss breakdown was done by using power analyzer (Voltech-PM3000A). The 100 Hz copper and iron losses have been acquired by using the power analyzer's harmonic analysis of the voltage and current waveforms. The PWM losses were determined as the difference between the total measured losses and the sum of the measured DC and 100 Hz losses.

A.3 Conclusion

The analysis and design of the DC link inductor for a single-phase photovoltaic gridconnected inverter was examined. The key results are as follows :

- there is a trade-off between the inductor size and the PV average power reduction;
- a 100 mH and a 200 mH DC link inductor was designed and built for a 160 W inverter;
- the inductor losses are largely resistive due to the large DC current component;
- there was a good correspondence between both the measured and calculated PV array output current ripple and the inductor losses.

APPENDIX B

DESIGN SCHEMATICS AND CONTROLLER CODE

B.1 Design Schematics



FIGURE B.1: Master file of the PCB design which shows the circuit connections.



FIGURE B.2: The CSI circuit schematic showing the WS, unfolding circuit and pulse transformers. In addition the output filter connections and sensor positions are illustrated.



FIGURE B.3: Microcontroller and its connections including external debugger/programmer, reset and oscillator circuits.



FIGURE B.4: The input current and voltage sensors after the DC link inductor. The current sensor was used for the feedforward control.



FIGURE B.5: The output current and voltage sensors after the low-pass filter. These two sensors were not used. They have been included for future control implementations.



FIGURE B.6: PCB layout of the proposed inverter.

B.2 Microcontroller Code

The listed C code was used by the microcontroller to utilise feedforward control algorithm.

```
#include <p30f4011.h>
/* OSCILLATOR CONFIGURATION */
_FOSC(CSW_FSCM_OFF & XT);
_FWDT( WDT_OFF);
//invert polarity of PWM signals
_FBORPOR(PBOR_OFF & MCLR_DIS & PWMxH_ACT_LO & PWMxL_ACT_LO);
#define PLL_Mult 1
                                                   //PLL multiply
#define Crystal 16000000
                                                   //Crystal frequency
#define FCY (Crystal/4)*PLL_Mult
                                                   //4 MIPS for 16 MHz PLLx1
                                                   //4 kHz
#define FPWM 4000
#define THYR_ON 20000
                                                   //20 kHz to get 50us
                                                   //phase of ZCD synchronization
#define phase 0
//PORTE Register bits
#define RE0 0x0001
#define RE1 0x0002
```

```
0 \ge 0004
#define RE2
#define RE3
                0 \ge 0008
#define RE4
               0 \times 0010
#define RE5
              0 \times 0020
#define RE8
               0x0100
//PORTF Register bits
#define RF0 0x0001
#define RF1
                0 \ge 0002
               0 \times 0004
#define RF2
#define RF3
              0 \times 0008
              0 \ge 0010
#define RF4
#define RF5
               0 \times 0020
              0 \ge 0040
#define RF6
//Macro NEXT_DUTY_CYCLE moves scaled sinetable[pindex] to PDC1
#define NEXT_DUTY_CYCLE {\
asm ("PUSH.D W0"); \setminus
asm ("RLNC _pindex ,WREG");
                                     \backslash
asm ("MOV
            \#_{sinetable}, W1"); \setminus
asm ("MOV
             [W0+W1], W1"); \land
asm ("INC
             _pindex");
                                \
asm ("MOV
            _ModulationIndex, W0"); \setminus
asm ("MUL.UU W0,W1,W0"); \setminus
asm ("MOV W1, PDC1"); \setminus
asm ("POP.D W0"); \backslash
}
/*
asm ("PUSH.D W0");
                                                           //save W0,W1
asm ("RLNC
             _pindex ,WREG");
                                                           //pindex*2->W0
asm ("MOV
             #_sinetable ,W1");
                                                           //address of sintable ->W1
asm ("MOV
             [W0+W1],W1");
                                                           //sinctable[pindex]->W1
asm ("INC
             _pindex");
                                                           //pindex++
                                                           //ModulationIndex ->W1
asm ("MOV
            _ModulationIndex ,W0");
\operatorname{asm} ("MUL.UU W0,W1,W0");
                                                           //sintetable[pindex]*ModulationIndex->W0,W1
\operatorname{asm} ("MOV W1, PDC1");
                                                           //high word of multiplication ->PDC1
\operatorname{asm} ("POP.D W0");
                                                           //restore W1,W0
*/
unsigned int pindex;
                                                           //used only inside interrupts
unsigned int ZDC_delay;
                                                           //delay in us from ZCD pulse to synchronization
unsigned int NextThyr;
unsigned int LastPORTE;
unsigned int NeedCalculation=0;
//unsigned long Temp;
                                                           //use in ISR only
/* HALF SINUSOID LOOKUP TABLE */
unsigned int const sinetable100[80]={0,161,321,479,633,784,929,1069,
    1\,201\,, 1326\,, 1442\,, 1549\,, 1646\,, 1732\,, 1807\,, 1870\,, 1921\,, 1960\,, 1985\,, 1998
     ,1998,1985,1960,1921,1870,1807,1732,1646,1549,1442,1326,1201,1069,
    929,784,633,479,321,161,0, /*begin copy of the first part*/
    0,161,321,479,633,784,929,1069,
    1\,2\,0\,1\,, 1\,3\,2\,6\,, 1\,4\,4\,2\,, 1\,5\,4\,9\,, 1\,6\,4\,6\,, 1\,7\,3\,2\,, 1\,8\,0\,7\,, 1\,8\,7\,0\,, 1\,9\,2\,1\,, 1\,9\,6\,0\,, 1\,9\,8\,5\,, 1\,9\,9\,8
     , 1998\,, 1985\,, 1960\,, 1921\,, 1870\,, 1807\,, 1732\,, 1646\,, 1549\,, 1442\,, 1326\,, 1201\,, 1069\,,
    929,784,633,479,321,161,0;
unsigned int sinetable [80];
                                                           //sinetable in RAM
unsigned int ModulationIndex;
unsigned int Vsen1=0;
unsigned int Isen1=0;
unsigned int Vsen2=0;
unsigned int Isen2=0;
unsigned long PDClong=0;
unsigned long MpyResult=0;
unsigned int Idesired = 800;
                                                           //desired value (Vo(opamp)/Vref(AVdd))*1024
//unsigned int Isensed=111;
                                                           //example only to test multiplication and division
```

void CopySineTable(); void InitADC(); /* MAIN ROUTINE */ int main(void) { InitADC(); CopySineTable(); //sinetable for 100 percent from Flash to RAM // set duty cycle ModulationIndex=0xffff;//gives about 100 percent modulation index //ModulationIndex=0x28F; //gives 1 percent modulation index PTCONbits.PTEN=0; //resetting PTCON PTCON=0x0000. PTPER=(FCY/FPWM) - 1; //sinusoidal PWM signal period SEVTCMP=0x0000: PWMCON1bits.PEN1L=1; PWMCON1bits.PEN3H=1: PWMCON1bits.PMOD1=1; // use PWM channel 3:PWM3H PWMCON2=0x0000; DTCON1=0x0000: //no dead time is controlled FLTACON=0x0000; //no fault input used LATEbits.LATE0=1; TRISEbits.TRISE0=0; TRISEbits.TRISE3=0; TRISEbits.TRISE2=0; TRISEbits.TRISE4=0; TRISEbits.TRISE5=0;PDC1=0x0000; //clear PDC1 values PDC3=2000-150: $//\operatorname{rising}$ edge shortly before end of $\operatorname{PW\!M}$ cycle IFS2bits.PWMIF=0;//clear pending interrupts I E C 2 bits .PWME=1;//setting interrupt for PWM signals IFS1=0x0000; //clearing external interrupt flag INTCON2bits.INT1EP=1; //falling edge of INT1 //start with this thyristor pair NextThyr=RE2; PTCONbits.PTEN=1; //set PTCON $// {\rm timer1}$ responsible for resetting thyristor signals after some time T1CON=0;//init timer1: prescaler 1:1 internal clock TMR1=0; $PR1=(FCY/THYR_ON) - 1;$ //50 us period IFSObits.T1IF=0;//clear interrupt flag IECObits.T1IE = 1;//enable timer interrupt //do not start timer !!! timer is started in INT2 interrupt //timer3 responsible for delaying ZDC pulse by 10 ms+-some us $ZDC_delay = 19850$: //initialize delay variable delay=us T3CONbits.TON=0; T3CON=0b00010000; //prescaler 1:8; one tick = 2 us at 4 MHz fcy TMR3=0; $PR3 = (ZDC_delay/2) - 1;$ //set delay in us IFSObits.T3IF=0;//clear interrupt flag //enable timer3 interrupt IECObits.T3IE=1: //do not start timer !!! timer is started in INT1 interrupt IEC1bits.INT1IE=1; //enabling interrupts for ZCD #if __DEBUG //use timer2 to get interrupt every cycle 20 $\rm ms\,=\,50~Hz$ //grid can be 49 Hz...51 Hz T2CON=0: TMR2=0:T2CON=0b00100000; //prescaler 1:64 //50 Hz PR2 = (FCY/64)/50 - 1;//PR2 = (FCY/64)/49 - 1;//49 Hz IFSObits.T2IF=0;//clear interrupt flag

```
IECObits.T2IE=1;
                                                     //enable interrupt
  T2CONbits.TON=1;
                                                     //start timer
  LATFbits.LATF0=0;
  TRISFbits.TRISF0=0;
  LATFbits.LATF1=0;
  TRISFbits.TRISF1=0;
#endif
  while (1)
  {
    if (NeedCalculation!=0)
    {
      NeedCalculation = 0;
    MpyResult=(unsigned long)PDC1*(unsigned long)Idesired;
    if (I \operatorname{sen} 1 = = 0)
    {
         PDC1 = 2000;
    }
    else
    {
      PDClong=MpyResult/Isen1;
                                                     //32 bits/16 bits->32 bits result
      if (PDClong>2000)
      {
          PDClong=2000;
      }
      PDC1=(unsigned int)PDClong;
    }
    ADCON1bits.SAMP=0;
                                                     //start A to D conversion
  };
  };
}
                                                     //main loop end
void _ISR _PWMInterrupt(void)
{
  // \ensuremath{\text{PWM}} interrupt is also falling edge of \ensuremath{\text{PWM1L}}
  // fire tyristors here
 LATE=NextThyr;
  T1CONbits.TON=1;
                                                     //start timer1; 50 us
  if (pindex == 40)
  {
      NextThyr=RE3;
  }
  if (pindex==80)
  {
    NextThyr=RE2;
   pindex = 0;
                                                     //reset after 80 values
  }
  NEXT_DUTY_CYCLE;
  NeedCalculation = 1;
  IFS2bits.PWMIF=0;
                      //clear pending interrupts
}
void _ISRFAST _T3Interrupt (void)
{
    T3CONbits.TON=0;
                                                     //disable timer
   TMR3=0:
                                                     //reset timer-register
   LATF^{=}RF1;
                                                     //testing interrupt
    //start synchronization here
                                                     //resetting PTCON
    PTCONbits.PTEN=0;
    pindex=phase;
                                                     //phase = 0, 1, 2...
    //PDC1=sinetable[pindex++];
                                                     //load initial duty cycle
    NEXT_DUTY_CYCLE
                                                     //clear PWM timer
    PTMR=0x0000;
    IFS2bits.PWMIF=0;
                                                     //clear pending interrupts
```

```
B.2. Microcontroller Code
```

```
//set PTCON
    PTCONbits.PTEN=1;
    //PDC1=sinetable[pindex++];
                                                      //next index from the sine table
    NEXT_DUTY_CYCLE
    NextThyr=RE2;
                                                      //start with this thyristor pair
    IFSObits.T3IF=0;
                                                      //clear interrupt flag
void CopySineTable()
 int i;
  for (i=0; i<80; i++)
  {
    sinetable[i]=sinetable100[i];
  }
void InitADC()
    //\,{\rm reference} voltage selection: use AVDD and AVSS
    ADCON2bits.VCFG=0b000;
    //negative inputs to channels CH1, CH2, CH3=-Vref-
    ADCHSbits.CH123NA=0b00;
    //negative input to CHO is Vref-
    ADCHSbits.CH0NA=0b0;
    //\operatorname{positive} inputs to \operatorname{CH1},\operatorname{Ch2},\operatorname{CH3} are \operatorname{AN3},\operatorname{AN4},\operatorname{AN5}
    ADCHSbits.CH123SA=0b1;
    //positive input to CH0 is AN2
    ADCHSbits.CH0SA=2;
    //simultaneous sampling
    ADCON1bits.SIMSAM=1;
    //auto-sampling after conversion complete
    ADCON1bits.ASAM=1;
    //Output format unsigned integer
    ADCON1bits.FORM=0b00;
    //trigger source = software by clearing SAMP bit
    ADCON1bits.SSRC=0b000;
    ADCON1bits.DONE=0;
    //conversion clock selection:
    //16MHz->fcyc=4MHz->Tcyc=250ns
    //minimum required Tcyc=167ns, so TAD=Tcyc should work
    //TAD=1*fcyc->ADCS<5:0\geq000001
    ADCON3bits.ADCS=0b000001;
    ADCON3bits.ADRC=0;
                                                      //\,{\rm use} system clock and not RC clock
    //convert channel 0, 1, 2, 3
    ADCON2bits.CHPS=0b10;
    //interrupt every sample/conversion cycle
    ADCON2bits.SMPI=0;
    //interrupt settings
    IFSObits.ADIF=0;
                                                      //clear interrupt flag
    IECObits.ADIE=1;
                                                      //enable interrupt
    //enable ADC
    ADCON1bits.ADON=1;
```

}

}

{

}

{

REFERENCES

- A. Goetzberger and V. U. Hoffmann, *Photovoltaic Solar Energy Generation*, 1st ed. Springer, 2005.
- [2] M. Calais, J. Myrzik, T. Spooner, and V. Agelidis, "Inverters for single-phase grid connected photovoltaic systems-an overview," in *Proc. IEEE Power Electronics Specialists Conf.*, (*PESC '02*), Jun. 23-27 2002, pp. 1995–2000.
- [3] T. Ishikawa, "Grid-connected photovoltaic power systems: Survey of inverter and related protection equipments," Central Research Institute of Electric Power Industry, Customer Systems Department; 2-11-1, Iwado Kita, Komae-shi, Tokyo 201-8511, Japan, Report T5-05, Dec. 2002.
- [4] S. Kjaer, J. Pedersen, and F. Blaabjerg, "A review of single-phase grid-connected inverters for photovoltaic modules," *IEEE Trans. Ind. Appl.*, vol. 41, no. 5, pp. 1292–1306, Sep.-Oct. 2005.
- [5] C. Rodriguez and G. Amaratunga, "Long-lifetime power inverter for photovoltaic ac modules," *IEEE Trans. Ind. Electronic*, vol. 55, no. 7, pp. 2593–2601, Jul. 2008.
- [6] B. K. Bose, Modern Power Electronics and AC Drives, 1st ed. USA: Prentice Hall PTR, Oct. 2001.
- [7] D. Zmood and D. Holmes, "Improved voltage regulation for current-source inverters," *IEEE Trans. Ind. Appl.*, vol. 37, no. 4, pp. 1028–1036, Jul./Aug. 2001.

- [8] M. Salo and H. Tuusa, "Vector-controlled pwm current-source inverter fed induction motor drive with a new stator current control method," *IEEE Trans. Ind. Electronic*, vol. 52, no. 2, pp. 523–531, Apr. 2005.
- S. Australia, "Grid connection of energy systems via inverters," AS, Tech. Rep. AS 4777.1, AS 4777.2, AS 4777.3, 2005, accessed 17 May 2006. [Online]. Available: http://www.saiglobal.com/shop/Script/Provider.asp?Db=AS
- [10] D. Whaley and N. Soong, W.L.and Ertugrul, "Investigation of switched-mode rectifier for control of small-scale wind turbines," in *Proc. IEEE Industry Appl. Conf.*, (IAS 05), Oct. 2005, pp. 2849–2856.
- [11] L. Castaner and S. Silvestre, *Modelling Photovoltaic Systems Using PSpice*, 1st ed. England: Wiley, Jan. 2003.
- [12] ANSI/IEEE, "Recommended practice for utility interface of photovoltaic (pv) systems," IEEE, Tech. Rep. Draft 5, P929, 1998.
- [13] M. P. Kazmierkowski, R. Krishnan, and F. Blaabjerg, Control in Power Electronics Selected Problems, 2nd ed. USA: Academic Press, Aug. 2002.
- [14] W. McMurray, "The performance of a single-phase current-fed inverter with counter emf -inductive load," *IEEE Trans. Ind. Appl.*, vol. IA-14, no. 4, pp. 319–329, Jul. 1978.
- [15] K. Hirachi, K. Matsumoto, M. Yamamoto, and M. Nakaoka, "Improved control implementation of single-phase current-fed pwm inverter for photovoltaic power generation," in *Proc. IEE Power Electronics and Variable Speed Drives Conf.*, Sep. 1998, pp. 63–68.
- [16] Y. Neba and E. Furuyama, "Calculation of maximum power in a utility-interactive photovoltaic-generating system by using pwm current-source inverter," *Electrical Engineering in Japan*, vol. 125, no. 1, pp. 55–64, 1998.
- [17] R. Li, H. S. hung Chung, and T. Chan, "An active modulation technique for singlephase grid-connected csi," *IEEE Trans. Power Electronics*, vol. 22, no. 4, pp. 1373– 1382, Jul. 2007.

- [18] B. Wu, High Power Converters and AC Drives, 1st ed. USA: Wiley-IEEE Press, Mar. 2006.
- [19] S. Nonaka, K. Kesamaru, K. Yamasaki, and M. Nishi, "Interconnection system with single phase igbt pwm csi between photovoltaic arrays and the utility line," *Ind. Appl. Society Annual Meeting*, vol. 2, pp. 1302–1307, Oct. 1990.
- [20] R. Itoh, K. Ishizaka, H. Oishi, and H. Okada, "Soft-switched current-source inverter for single-phase utility interfaces," *Electronics Letters*, vol. 37, no. 20, pp. 1208–1209, Sep. 2001, accessed 14 Jul. 2008.
- [21] B. M. Han, H. J. Kim, and S. T. Baek, "New soft-switching current source converter for photovoltaic power system," *Electrical Engineering*, vol. 86, no. 5, pp. 285–291, Sep. 2004.
- [22] D. M. Whaley, "Low-cost small-scale wind power generation," Ph.D. dissertation, The School of Electrical and Electronic Engineering, The University of Adelaide, Australia, Jul. 2009.
- [23] A. Bendre, I. Wallace, J. Nord, and G. Venkataramanan, "A current source pwm inverter with actively commutated scrs," *IEEE Trans. Power Electronics*, vol. 17, no. 4, pp. 461–468, Jul. 2002.
- [24] B. Sahan, A. Vergara, N. Henze, A. Engler, and P. Zacharias, "A single-stage pv module integrated converter based on a low-power current-source inverter," *IEEE Trans. Ind. Electronic*, vol. 55, no. 7, pp. 2602–2609, Jul. 2008.
- [25] W. L. Soong and N. Ertugrul, "Inverterless high-power interior permanent-magnet automotive alternator," *IEEE Trans. Ind. Appl.*, vol. 40, no. 4, pp. 1083–1091, July-Aug. 2004.
- [26] D. King, B. Hansen, J. Kratochvil, and M. Quintana, "Dark current-voltage measurements on photovoltaic modules as a diagnostic or manufacturing tool," in *Proc. IEEE Photovoltaic Specialists Conf.*, (*PVSC '97*), Sep. 29-Oct. 3 1997, pp. 1125–1128.
- [27] BP, "80 watt photovoltaic module bp 380," BP Solar Australia, 2007, accessed 11 May 2009. [Online]. Available: www.bp.com/au

- [28] J. Gow and C. Manning, "Development of a photovoltaic array model for use in power-electronics simulation studies," in *Proc. IEE Electric Power Appl.*, Mar. 1999, pp. 193–200.
- [29] G. R. Walker, "Evaluating mppt converter topologies using a matlab pv model," Journal of Electrical and Electronics Engineering, Australia, vol. 21, no. 1, pp. 49– 55, 2001.
- [30] S. B. Kjaer, "Design and control of an inverter for photovoltaic applications," Ph.D. dissertation, Institute of Energy Technology, Aalborg University, Aalborg East, Denmark, May. 2005.
- [31] D. Casadei, G. Grandi, and C. Rossi, "Single-phase single-stage photovoltaic generation system based on a ripple correlation control maximum power point tracking," *IEEE Trans. Energy Conv.*, vol. 21, no. 2, pp. 562–568, Jun. 2006.
- [32] N. Ninad and L. Lopes, "Development of a photovoltaic array model for use in power-electronics simulation studies," in *Proc. IEEE Electrical Power Conf.*, (EPC 07), Oct. 2007, pp. 172–176.
- [33] F. Scapino and F. Spertino, "Circuit simulation of photovoltaic systems for optimum interface between pv generator and grid," in *Proc. IEEE The Industrial Electronics Society Conf.*, (IECON '02), Nov. 05-08 2002, pp. 1125 – 1129.
- [34] Y. Chen and K. Smedley, "A cost-effective single-stage inverter with maximum power point tracking," *IEEE Trans. Power Electronics*, vol. 19, no. 5, pp. 1289– 1294, Sep. 2004.
- [35] BHC, "Als 20/21 series screw terminals plain and stud mountings," BHC Aerovox Ltd., 1997, accessed 07 Jan. 2010. [Online]. Available: http://australia.rs-online.com/web/
- [36] M. F. Schlecht, "Harmonic-free utility/dc power conditioning interfaces," IEEE Trans. Power Electronics, vol. 1, no. 4, pp. 231–239, Jul. 1986.
- [37] S. Wall and R. Jackson, "Fast controller design for single-phase power-factor correction systems," *IEEE Trans. Ind. Electronic*, vol. 44, no. 5, pp. 654–660, Oct. 1997.

- [38] M. Lindgren and J. Svensson, "Control of a voltage-source converter connected to the grid through an lcl filter application to active filtering," in *Proc. IEEE Power Electronics Specialists Conf.*, (PESC 98), May 17-22 1998, pp. 229–235.
- [39] M. Nave, Power Line Filter Design for Switched-Mode Power Supplies, 1st ed. New York: Springer, Jul. 1991.
- [40] T. Abeyasekera, C. Johnson, D. Atkinson, and M. Armstrong, "Elimination of subharmonics in direct look-up table (dlt) sine wave reference generators for low-cost microprocessor-controlled inverters," *IEEE Trans. Power Electronics*, vol. 18, no. 6, pp. 1315–1321, Nov. 2003.
- [41] M. H. Rashid, Power Electronics Handbook: Devices, Circuits and Applications, 2nd ed. USA: Academic Press, Nov. 2006.