

Fault Tolerance in VLSI

Paul D. Franzon B. Sc., B. E. (Hons.)

A thesis submitted to the
Department of Electrical and Electronic Engineering, the
University of Adelaide, to meet the requirements for award of the degree of
Doctor of Philosphy.

December 1988.

Abstract

A primary goal in microelectronic systems progress is the achievement of yet higher levels of functional integration. Today this is being addressed from two different perspectives: Firstly, introducing more circuitry onto the chips themselves and; secondly, packaging the chips in higher performance media.

Wafer-Scale Integration (WSI), whereby the chip assumes the size of a wafer, is one goal that combines elements from both of these perspectives. A purely advanced packaging approach is Hybrid Wafer-Scale Integration (HWSI), or silicon on silicon thin film hybrids. Both of these approaches offer many potential advantages, in terms of speed, reliability, power consumption, packaging density and cost. The potential advantages, as well as the disadvantages, are discussed in detail before a review of current WSI and HWSI projects is presented.

Currently one factor that limits chip size growth are the defects incurred in the production of any integrated circuit. Defect tolerance provides the means to overcome this limitation and is particularly important for the achievement of WSI.

A critical point in evaluating approaches to defect tolerance for VLSI, WSI and Ultra Large Scale Integration (ULSI) is the yield model used. A correct yield model allows the type and amount of the optimal level of defect tolerance to be determined. A yield model is presented here that takes account of both clustering and the influence of the reconfigurable interconnect. Two different approaches are presented which would be used for different modeling applications: yield, and expected number of connected processors. The latter form has a number of advantages. The model is applied to a VLSI signal processing chip, and to a generalized chip, to determine the kind of chip structures that can best benefit from defect tolerance. It is found that in order to benefit from defect tolerance regular structures covering more than 20% to 30% of the chip are required. The yield model is also applied in a consideration of granularity effects on wafer-scale arrays. As a result of this discussion on granularity a new metric is suggested for evaluating array element architectures.

Using this model as a basis, a number of alternative approaches to WSI are presented and evaluated. After a review of existing approaches, during which a suitable classification system is introduced, a new approach, called the "frame" approach is introduced. The frame scheme is aimed at the WSI implementation of 2D arrays, containing reasonably large elements. The design and implementation of WSI and HWSI examples of the "frame" scheme are presented. Practical lessons learnt about implementing WSI and HWSI designs are also discussed.

Finally a detailed comparison of different approaches to implementing 2D arrays in WSI is undertaken. The relative merits of the frame scheme are affirmed in this section. Examples are presented that demonstrate the relative advantages and disadvantages of the various approaches, indicating the important points to be considered when designing wafer scale arrays.

Contents

1	Int	oduction 1
	1.1	Research Outline
	1.2	Advanced Packaging Technologies
	1.3	Potential Benefits of WSI
		1.3.1 Size and Weight
		1.3.2 Reliability
		1.3.3 Reduced Power Requirements
		1.3.4 Performance
		1.3.5 Production Costs
	1.4	Difficulties to be Overcome to achieve WSI
	1.5	Hybrid WSI
	1.6	Three Dimensional Packaging
2	Wo	rld Status of WSI
	2.1	History of WSI
	2.2	Major WSI Projects
		2.2.1 ESPRIT 824 Program
	2.3	Major Hybrid WSI Projects
	2.4	Three Dimensional Packaging
3	Yie	ld Modeling 34
	3.1	Faults in Silicon
	3.2	Non Fault Tolerant Yield Models
	3.3	Fault Tolerant Yield Modeling
	3.4	Fault Tolerant Chip Memories
	3.5	Yield Modeling for Processor Arrays
		3.5.1 Yield Formulation
		3.5.2 Expected Number of PEs

		3.5.3	Effects of Clustering	52
		3.5.4	Comparison with other fault tolerant yield formula	53
	3.6	Critica	l Area Determination	54
		3.6.1	Purpose of Critical Area Determination	54
		3.6.2	General Methodologies and Related Work	54
		3.6.3	Critical Area Determination for the Transform and Filter Brick	57
	3.7	Detern	nination of Optimal Redundancy for TFB	57
		3.7.1	Fault Tolerant Control Store	60
	3.8	Granul	larity and Defect Tolerant Chips	61
	3.9	Granul	larity in Wafer Scale Arrays	63
	3.10	Modeli	ng Interconnect Yield in Reconfigurable Circuits	72
	3.11	Place o	of Yield Simulation in Defect Tolerant Design	80
4	\mathbf{Red}	undan	cy Techniques for Wafer Scale Arrays	82
	4.1	Redun	dancy through Reconfiguration	82
	4.2	Reconf	figuration Technologies	84
	4.3	Archite	ectures for WSI	92
	4.4	Tradeo	offs in Redundancy Schemes	93
	4.5	Linear	Arrays	94
	4.6	Mesh A	Arrays	98
	4.7	Tree S	tructures	98
	4.8	Maxim	izing the Speed of a Wafer-Scale Array	03
	4.9	Conclu	sions	04
5	'Chi	p Fran	ne' Scheme for Reconfigurable Mesh-Connected Arrays 1	06
	5.1	Introdu	action	06
	5.2	Reconf	iguration Scheme	08
		5.2.1	Approaches to Fault Tolerance $\dots \dots \dots$	08
			5.2.1.1 Detailed Scheme Description	15
	5.3	Global	Reconfiguration in Response to Faults	18
		5.3.1	Global Reconfiguration in Response to Faults for 1D Arrays 1	24
		5.3.2	Global Reconfiguration in Response to Faults - Mesh Arrays . 1	25
			5.3.2.1 Scheme Utilization	2 5
	5.4	Throug	ghput Rate Optimization	26
		5.4.1	RC Model	29
		5.4.2	WSI Driver Proposals	31

			5.4.2.1	ADVICE Results		133
		5.4.3	Discussi	on of Modeling Results		133
			5.4.3.1	Choice of Approach and Area-Time Optimality		134
			5.4.3.2	Power Dissipation	<i>-</i> .	135
		5.4.4	Conclus	ions		137
	5.5	Fault	Detection	and Isolation		137
	5.6	Imple	nentation		• •	138
	5.7	Summ	ary			139
6	Cor	nparin	g Redur	ndancy Approaches for Mesh Arrays		152
	6.1	Comp	arison Me	etrics		152
	6.2	Classif	fication of	f Mesh Arrays		154
	6.3	Comp	arison of	Mesh Redundancy Approaches		166
		6.3.1	Monte C	Carlo Simulation		166
		6.3.2	Utilizati	on Comparisons		170
			6.3.2.1	Effect of array size		178
			6.3.2.2	Effect of Clustering	. ,	180
		6.3.3	Speed C	omparisons		187
	6.4	Overa	ll Compai	rison of Different Scheme Samples	• =	196
	6.5	Impro	ved Scher	nes		211
7	Cor	clusio	ns			214
	7.1	Defect	Tolerand	e and Advanced Packaging		214
	7.2	Yield I	Modeling	for Fault Tolerant VLSI and WSI		215
	7.3	Makin	g WSI an	d HWSI Parts Using the Frame Scheme		216
	7.4	Compa	arison Stu	idies of Fault Tolerant Mesh Arrays		217
	7.5	Future	Work .			220
•	D 1	3.6				
A	Dela	ау Мо	aels			221
В	Pub	lished	Papers			224

List of Figures

1.1	Substrate efficiency	5
1.2	Cost-density relationships for different interconnect media	6
1.3	Broad brush comparison of (\$US) costs for a WSI based product com-	
	pared with the equivalent discrete die and board based product	12
2.1	Cross section of Mosaic's silicon circuit board	24
2.2	Microbridge connector structure developed by Hughes	29
2.3	Basic structure of Hughes 3D computer	30
2.4	Through the wafer free space optical interconnect	31
2.5	Integrating technologies to form a wafer stack	3 2
2.6	A future mesh-connected multicomputer	33
3.1	Reliability failure rate bathtub curve	37
3.2	Example of defect clustering on a wafer	39
3.3	Examples of photolithographic defects	55
3.4	Defect Size Distribution	56
3.5	Floorplan for the Transform and Filter Brick	58
3.6	Figures of Merit (FM) vs. the number of spare columns and rows	
	in the control store, for the whole chip with parameters: $D_0 = 0.10$	
	defects/mm ² . $\alpha = 2$. $A_{cell} = 0.55A_{mem}$, $A_{col} = 0.19A_{mem}$, $A_{row} =$	
	$0.25A_{mem}$	62
3.7	Figure of Merit FM vs. replicated element size, and the % of the	
	chip area covered by the array containing this element. ($D_0 = 0.02$	
	defects/mm ²)	64
3.8	Figure of Merit FM vs. replicated element size, and the % of the	
	chip area covered by the array containing this element. ($D_0 = 0.02$	
	defects/mm ² and larger element size range)	65

3.9	Figure of Merit FM vs. replicated element size, and the % of the	
	chip area covered by the array containing this element. ($D_0 = 0.05$	
	defects/mm ²)	66
3.10	Figure of Merit FM vs. replicated element size, and the % of the	
	chip area covered by the array containing this element. ($D_0 = 0.05$	
	defects/mm ² and larger element size range)	67
3.11	Figure of Merit FM vs. replicated element size, and the % of the	
	chip area covered by the array containing this element. ($D_0=0.10$	
	defects/mm ²)	68
3.12	Figure of Merit FM vs. replicated element size, and the % of the	
	chip area covered by the array containing this element. ($D_0 = 0.10$	
	defects/mm ² and larger element size range)	6 9
3.13	Actual area required to achieve optimal Figures of Merit for $D_0=$	
	0.05 defects/mm ² case	70
3.14	Effect of partitioning on the FM : Expanding area, $A_{PE}=50~\mathrm{mm^2}$	73
3.15	Effect of partitioning on the FM : Constant area, $A_{PE}=50~\mathrm{mm^2}$	73
3.16	Effect of partitioning on the FM : Expanding area, $A_{PE}=10~\mathrm{mm}^2$	74
3.17	Effect of partitioning on the FM : Constant area, $A_{PE}=10~\mathrm{mm}^2$	74
3.18	Mesh array reconfiguration scheme showing (a) all the wiring, and (b)	
	an example with faults	78
3.19	Contribution of wiring areas to yield areas	79
4.1	TMR approach to implementing a fault tolerant array	83
4.2	A temporal redundancy approach to implementing a fault tolerant array.	85
4.3	Example of a global redundancy approach to implementing a fault	
	tolerant array.	86
4.4	Comparison of utilization for different redundancy approaches	87
4.5	Two approaches to using fuse/join techniques	89
4.6	Comparison of fuse only and fuse/join techniques for linear arrays	90
4.7	Range of architecture topologies and their suitability for WSI	92
4.8	Taxonomy of methods used to form fault tolerant linear arrays	96
4.9	Examples of LI chain schemes	97
4.10	Chip usage of LI linear schemes	97
4.11	Taxonomy of approaches to interconnect reconfiguration of mesh arrays.	99
4.12	First level redundancy approach to implementing fault tolerant trees 1	100
4.13	Level redundancy on one (PE) level only	01

4.14	SOFT approach to fault tolerant trees
4.15	Bussed sparing approach to tree fault-tolerance
4.16	Pipelining the interconnect can be used to maintain throughput 104
5.1	FIR Filter Section with Fixed, Preloaded Coefficients for Testbed Array107
5.2	Row-oriented reconfiguration (with pass-transistor based switches) 109
5.3	Basic Outline of the Reconfiguration Scheme
5.4	Mesh-Connected Cell Array with reconfiguration Frame per Cell 112
5.5	Examples of some reconfigured frames
5.6	Fault Tolerant Power Distribution
5.7	Sea-of-switches reconfiguration
5.8	Programmable Control of Reconfiguration State
5.9	Programming the Wafer-Scale Array
5.10	Allowed vertical bus configurations (Figure 1 of 4)
5.11	Allowed vertical bus configurations (Figure 2 of 4)
5.12	Allowed vertical bus configurations (Figure 3 of 4)
5.13	Allowed vertical bus configurations (Figure 4 of 4)
5.14	Internal control signals
5.15	Example of a configured linear array
5.16	Example of a configured mesh connected array
5.17	Utilization vs. Cell Fault Probability for Frame and Other Schemes
	Above
5.18	Unbuffered and Various Buffered Frame Designs
5.19	A length of reconfigurable interconnect and its equivalent RC model 130
5.20	Modified circuit model for a gate with a rising input
5.21	Derivation of worst case delay (Case (a)) for 1 PE bypass
5.22	[Next Page] Mask-Level Schematic of Monolithic WSI Array Site 140
5.23	[Page after next] Microphotograph of fabricated wafers showing WSI
	and HWSI halves. The empty space and additional chip sites seen are
	explained in the text
5.24	Speed vs. driver and transmission gate size. Case (1) Non buffered.
	Simple RC model
5.25	Speed vs. driver and transmission gate size. Case (1) Non buffered.
	Complex RC model
5.26	Speed vs. driver and transmission gate size. Case (2) Bypass Drivers-
	Simple RC model

5.27	Speed vs. driver and transmission gate size. Case (2) Bypass drivers.
	Complex RC model
5.28	Speed vs. driver and transmission gate size. Case (3) Inter-PE buffers.
	Simple RC model
5.29	Speed vs. driver and transmission gate size. Case (3) Inter-PE buffers.
	Complex RC model
5.30	Speed vs. driver and transmission gate size. Case (4) Fully buffered.
	Simple RC model
5.31	Speed vs. driver and transmission gate size. Case (4) Fully buffered.
	Complex RC model
5.32	Speed vs. driver and transmission gate size. Case (1) Non-buffered.
	ADVICE results
5.33	Speed vs. driver and transmission gate size. Case (2) Bypass drivers.
	ADVICE results
5.34	Speed vs. driver and transmission gate size. Case (3) Inter-PE buffers.
	ADVICE results
6.1	Taxonomy of approaches to interconnect reconfiguration of mesh arrays.155
6.2	Example of a reconfiguration scheme using row bypass 156
6.3	Achieving bypass using connecting elements 157
6.4	Approaches to bypassing within rows, combined with column steering. 159
6.5	An example of a 2-D perturbation scheme based on LI and CE switches.160
6.6	Interstitial redundancy scheme using LI connections only 161
6.7	Schematic Layout of direct-reconfiguration structure. (reproduced
	from [Sami and Stefanelli, 1986] (c)IEEE)
6.8	Possible logical connections to a cell, showing employment of multi-
	plexor structures
6.9	Neighbour connections allowed using switched LI connections 164
6.10	Channel approach to fault tolerant mesh arrays
6.11	Example of a reconfigured array using the channel approach (single
	channel width.)
6.12	Example of a reconfigured array using the channel approach (double
	channel width.)
6.13	Frame approach to all-GI connected array reconfiguration
6.14	Example of a reconfigured frame approach array
6.15	Comparison of the in-line row schemes and a combined CE/LI scheme. 171

6.16	Utilization of Interstitial Redundancy. R is the level of redundancy 172
6.17	Utilization comparison of different all-GI connected approaches 174
6.18	Utilization vs. % of PEs faulty for a number of variations on Hedlund's
	hierarchical scheme. The labels refer to the number of PEs that are
	considered spare in each block of 12 PEs
6.19	Utilization achieved by combining the hierarchical approach with the
	GI-column/in-line row reconfiguration scheme for the blocks 176
6.20	Utilization of hierarchical scheme using varied width columns 177
6.21	Effect of array size on utilization of in-line rows/LI columns scheme 179
6.22	Utilization of the CE & LI connections only scheme under assumptions
	of clustering and no clustering
6.23	Utilization of the in-line rows/LI columns scheme under assumptions
	of clustering and no clustering
6.24	Utilization of the in-line rows/GI columns scheme under assumptions
	of clustering and no clustering
6.25	Utilization of Hedlund's scheme under assumptions of clustering and
	no clustering
6.26	Utilization of the dynamically varied block size hierarchical scheme
	under assumptions of clustering and no clustering
6.27	Utilization of all-GI schemes under assumptions of clustering and no
	clustering
6.28	Relative frequencies of maximum switch lengths, in terms of number
	of switches in that path for the in-line rows/GI columns scheme. The
	raw array consisted of 100 PEs
6.29	Number of switches in in-line rows/GI columns scheme for a number
	of array sizes
6.30	Number of switches in longest path for all-GI schemes
6.31	Number of switches in longest path for all-GI schemes – clustered faults. 192
6.32	A length of reconfigurable interconnect and its equivalent RC model 194
6.33	Optimum communications speed for different switch numbers and
	inter-switch wiring distances
6.34	Communications speed for different switch numbers and inter-switch
	wiring distances with the switch size set to $S=10.$
6.35	Approximate speed comparison of different redundancy approaches 198
6.36	Improving in-line row schemes' effectiveness by making the row recon-
	figuration wiring itself defect tolerant

6.37	GI columns/in-line rows scheme modification to improve speed 212
6.38	Vertical connections for an increased speed all-GI scheme. The hori-
	zontal connections are identical in nature

List of Tables

1.1	Comparison of Packages Figures of Merit
2.1	TRW's superchip set
3.1	Yield formula for different defect density distributions 41
5.1	ADVICE Results: Driver and transmission gate size vs. frequency
	(MHz)
5.2	Area × Delay products for the first three cases
6.1	Comparison of Utilization and optimum communications speed at dif-
	ferent failure rates
6.2	Area effects of reconfiguration wiring and switching overhead 201
6.3	E(P) of 100 mm square arrays with different reconfiguration schemes.
	$D_0 = 0.03 \text{ defects/mm}^2$. Switch size is 5
6.4	E(P) of 100 mm square arrays with different reconfiguration schemes.
	$D_0 = 0.03 \text{ defects/mm}^2$. Switch size is 1
6.5	Comparison of different schemes with switch size=5 206
6.6	Comparison of different schemes with switch size= 1 207
6.7	Comparison of different schemes with switch size=1 208

Acknowledgements

As no man is an island, no PhD thesis is completed in isolation, and I wish to thank all of those who contributed to the environment in which this thesis was built. As many people contributed in one way or another to my finishing of this task, I am sure that you all are not covered. Apologies to those I have missed.

First of all thanks to my supervisor, Kamran Eshraghian, whose boundless enthusiasm and energy, even in the face of adversity, has always impressed me. His paving of the road to the end of this task is much appreciated. Thanks also to Pat Clarke, of the Australian Defence Science and Technology Organisation, a true scientist, with a deep curiousity for all things mathematical. I am very grateful to Pat for his suggestions. Now to the last, but not least, of the "Big Three", Stu Tewksbury of AT&T Bell Laboratories. Thanks for providing me the opportunity to work at AT&T Bell Laboratories, and thanks also for your ever ready optimism and help, both inside and outside my thesis.

Now to the team efforts. First of all back to AT&T Bell Laboratories in Holmdel, New Jersey. There a multitude of people gave me help, both technically, and also with the day to day problems of living in a foreign land. First, to Bryan Ackland, and his department. Their help was essential for the production of the "frame" wafers and I also thank them for their general stimulus. In particular I wish to thank Bob Clarke, Jo Othmer, Mehdi Hatamian, Glenn Cash, Jay O'Neill and Adriaan Ligtenberg. Others, at Bell Labs, that deserve to be thanked for their many useful discussions include Larry Hornak, Trevor Little, Tom Wik, Dave Beecham and Vijay Kumar. On the personal side I found many Americans helpful in the often difficult experience of living in the United States. As well as Bryan (who is actually Australian) and Stu I wish to particularly thank Miles Murdocca, Teri Lindstrom and Ruth Dossica (not of AT&T) for their help in this area.

Next to my colleagues here at the University of Adelaide. I wish to thank Micheal Liebelt for his invaluable help with the computing facilities here. I would like to also express my gratitude to Warren Marwood, and the TFB team (in particular John Rockliff, Alex Dickinson, Micheal Pope, Greg Zyner and Syd Fensom) for their stimulus and assistance. Additional thanks to the members of the FES for helping me to survive the PhD process.

Funding for this research was provided by AT&T Bell Laboratories and the Australian Defence Science and Technology Organisation and to them I am grateful.

Finally I would like to express gratitude to my family and to Sandra Whittle for

their critical personal support at various stages of this work.

Preface

I hereby declare that this thesis contains no material which has been accepted for the award of any other degree or diploma in any University and that, to the best of my knowledge and belief, this thesis contains no material previously published or written by another person, except where due reference is made in the text of this thesis. I also consent to this thesis being made available for photocopying and loan.

P.D. Franzon

23 December, 1988.