



Fault Tolerance in VLSI

Paul D. Franzon
B. Sc., B. E. (Hons.)

A thesis submitted to the
Department of Electrical and Electronic Engineering, the
University of Adelaide, to meet the requirements for award of the degree of
Doctor of Philosophy.

December 1988.

Abstract

A primary goal in microelectronic systems progress is the achievement of yet higher levels of functional integration. Today this is being addressed from two different perspectives: Firstly, introducing more circuitry onto the chips themselves and; secondly, packaging the chips in higher performance media.

Wafer-Scale Integration (WSI), whereby the chip assumes the size of a wafer, is one goal that combines elements from both of these perspectives. A purely advanced packaging approach is Hybrid Wafer-Scale Integration (HWSI), or silicon on silicon thin film hybrids. Both of these approaches offer many potential advantages, in terms of speed, reliability, power consumption, packaging density and cost. The potential advantages, as well as the disadvantages, are discussed in detail before a review of current WSI and HWSI projects is presented.

Currently one factor that limits chip size growth are the defects incurred in the production of any integrated circuit. Defect tolerance provides the means to overcome this limitation and is particularly important for the achievement of WSI.

A critical point in evaluating approaches to defect tolerance for VLSI, WSI and Ultra Large Scale Integration (ULSI) is the yield model used. A correct yield model allows the type and amount of the optimal level of defect tolerance to be determined. A yield model is presented here that takes account of both clustering and the influence of the reconfigurable interconnect. Two different approaches are presented which would be used for different modeling applications: yield, and expected number of connected processors. The latter form has a number of advantages. The model is applied to a VLSI signal processing chip, and to a generalized chip, to determine the kind of chip structures that can best benefit from defect tolerance. It is found that in order to benefit from defect tolerance regular structures covering more than 20% to 30% of the chip are required. The yield model is also applied in a consideration of granularity effects on wafer-scale arrays. As a result of this discussion on granularity a new metric is suggested for evaluating array element architectures.

Using this model as a basis, a number of alternative approaches to WSI are presented and evaluated. After a review of existing approaches, during which a suitable classification system is introduced, a new approach, called the "frame" approach is introduced. The frame scheme is aimed at the WSI implementation of 2D arrays, containing reasonably large elements. The design and implementation of WSI and HWSI examples of the "frame" scheme are presented. Practical lessons learnt about implementing WSI and HWSI designs are also discussed.

Finally a detailed comparison of different approaches to implementing 2D arrays in WSI is undertaken. The relative merits of the frame scheme are affirmed in this section. Examples are presented that demonstrate the relative advantages and disadvantages of the various approaches, indicating the important points to be considered when designing wafer scale arrays.

Contents

1	Introduction	1
1.1	Research Outline	2
1.2	Advanced Packaging Technologies	4
1.3	Potential Benefits of WSI	8
1.3.1	Size and Weight	8
1.3.2	Reliability	9
1.3.3	Reduced Power Requirements	10
1.3.4	Performance	10
1.3.5	Production Costs	10
1.4	Difficulties to be Overcome to achieve WSI	11
1.5	Hybrid WSI	13
1.6	Three Dimensional Packaging	14
2	World Status of WSI	15
2.1	History of WSI	15
2.2	Major WSI Projects	16
2.2.1	ESPRIT 824 Program	20
2.3	Major Hybrid WSI Projects	24
2.4	Three Dimensional Packaging	28
3	Yield Modeling	34
3.1	Faults in Silicon	34
3.2	Non Fault Tolerant Yield Models	36
3.3	Fault Tolerant Yield Modeling	44
3.4	Fault Tolerant Chip Memories	45
3.5	Yield Modeling for Processor Arrays	46
3.5.1	Yield Formulation	48
3.5.2	Expected Number of PEs	51

3.5.3	Effects of Clustering	52
3.5.4	Comparison with other fault tolerant yield formula	53
3.6	Critical Area Determination	54
3.6.1	Purpose of Critical Area Determination	54
3.6.2	General Methodologies and Related Work	54
3.6.3	Critical Area Determination for the Transform and Filter Brick	57
3.7	Determination of Optimal Redundancy for TFB	57
3.7.1	Fault Tolerant Control Store	60
3.8	Granularity and Defect Tolerant Chips	61
3.9	Granularity in Wafer Scale Arrays	63
3.10	Modeling Interconnect Yield in Reconfigurable Circuits	72
3.11	Place of Yield Simulation in Defect Tolerant Design	80
4	Redundancy Techniques for Wafer Scale Arrays	82
4.1	Redundancy through Reconfiguration	82
4.2	Reconfiguration Technologies	84
4.3	Architectures for WSI	92
4.4	Tradeoffs in Redundancy Schemes	93
4.5	Linear Arrays	94
4.6	Mesh Arrays	98
4.7	Tree Structures	98
4.8	Maximizing the Speed of a Wafer-Scale Array	103
4.9	Conclusions	104
5	'Chip Frame' Scheme for Reconfigurable Mesh-Connected Arrays	106
5.1	Introduction	106
5.2	Reconfiguration Scheme	108
5.2.1	Approaches to Fault Tolerance	108
5.2.1.1	Detailed Scheme Description	115
5.3	Global Reconfiguration in Response to Faults	118
5.3.1	Global Reconfiguration in Response to Faults for 1D Arrays	124
5.3.2	Global Reconfiguration in Response to Faults - Mesh Arrays	125
5.3.2.1	Scheme Utilization	125
5.4	Throughput Rate Optimization	126
5.4.1	RC Model	129
5.4.2	WSI Driver Proposals	131

5.4.2.1	ADVICE Results	133
5.4.3	Discussion of Modeling Results	133
5.4.3.1	Choice of Approach and Area-Time Optimality	134
5.4.3.2	Power Dissipation	135
5.4.4	Conclusions	137
5.5	Fault Detection and Isolation	137
5.6	Implementation	138
5.7	Summary	139
6	Comparing Redundancy Approaches for Mesh Arrays	152
6.1	Comparison Metrics	152
6.2	Classification of Mesh Arrays	154
6.3	Comparison of Mesh Redundancy Approaches	166
6.3.1	Monte Carlo Simulation	166
6.3.2	Utilization Comparisons	170
6.3.2.1	Effect of array size	178
6.3.2.2	Effect of Clustering	180
6.3.3	Speed Comparisons	187
6.4	Overall Comparison of Different Scheme Samples	196
6.5	Improved Schemes	211
7	Conclusions	214
7.1	Defect Tolerance and Advanced Packaging	214
7.2	Yield Modeling for Fault Tolerant VLSI and WSI	215
7.3	Making WSI and HWSI Parts Using the Frame Scheme	216
7.4	Comparison Studies of Fault Tolerant Mesh Arrays	217
7.5	Future Work	220
A	Delay Models	221
B	Published Papers	224

List of Figures

1.1	Substrate efficiency	5
1.2	Cost-density relationships for different interconnect media.	6
1.3	Broad brush comparison of (\$US) costs for a WSI based product compared with the equivalent discrete die and board based product.	12
2.1	Cross section of Mosaic's silicon circuit board	24
2.2	Microbridge connector structure developed by Hughes.	29
2.3	Basic structure of Hughes 3D computer	30
2.4	Through the wafer free space optical interconnect	31
2.5	Integrating technologies to form a wafer stack	32
2.6	A future mesh-connected multicomputer	33
3.1	Reliability failure rate bathtub curve.	37
3.2	Example of defect clustering on a wafer	39
3.3	Examples of photolithographic defects	55
3.4	Defect Size Distribution	56
3.5	Floorplan for the Transform and Filter Brick	58
3.6	Figures of Merit (FM) vs. the number of spare columns and rows in the control store, for the whole chip with parameters: $D_0 = 0.10$ defects/mm ² . $\alpha = 2$. $A_{cell} = 0.55A_{mem}$, $A_{col} = 0.19A_{mem}$, $A_{row} = 0.25A_{mem}$	62
3.7	Figure of Merit FM vs. replicated element size, and the % of the chip area covered by the array containing this element. ($D_0 = 0.02$ defects/mm ²).	64
3.8	Figure of Merit FM vs. replicated element size, and the % of the chip area covered by the array containing this element. ($D_0 = 0.02$ defects/mm ² and larger element size range).	65

3.9	Figure of Merit FM vs. replicated element size, and the % of the chip area covered by the array containing this element. ($D_0 = 0.05$ defects/mm ²).	66
3.10	Figure of Merit FM vs. replicated element size, and the % of the chip area covered by the array containing this element. ($D_0 = 0.05$ defects/mm ² and larger element size range).	67
3.11	Figure of Merit FM vs. replicated element size, and the % of the chip area covered by the array containing this element. ($D_0 = 0.10$ defects/mm ²).	68
3.12	Figure of Merit FM vs. replicated element size, and the % of the chip area covered by the array containing this element. ($D_0 = 0.10$ defects/mm ² and larger element size range).	69
3.13	Actual area required to achieve optimal Figures of Merit for $D_0 = 0.05$ defects/mm ² case.	70
3.14	Effect of partitioning on the FM : Expanding area, $A_{PE} = 50$ mm ² . . .	73
3.15	Effect of partitioning on the FM : Constant area, $A_{PE} = 50$ mm ² . . .	73
3.16	Effect of partitioning on the FM : Expanding area, $A_{PE} = 10$ mm ² . . .	74
3.17	Effect of partitioning on the FM : Constant area, $A_{PE} = 10$ mm ² . . .	74
3.18	Mesh array reconfiguration scheme showing (a) all the wiring, and (b) an example with faults.	78
3.19	Contribution of wiring areas to yield areas.	79
4.1	TMR approach to implementing a fault tolerant array.	83
4.2	A temporal redundancy approach to implementing a fault tolerant array.	85
4.3	Example of a global redundancy approach to implementing a fault tolerant array.	86
4.4	Comparison of utilization for different redundancy approaches.	87
4.5	Two approaches to using fuse/join techniques.	89
4.6	Comparison of fuse only and fuse/join techniques for linear arrays.	90
4.7	Range of architecture topologies and their suitability for WSI	92
4.8	Taxonomy of methods used to form fault tolerant linear arrays.	96
4.9	Examples of LI chain schemes.	97
4.10	Chip usage of LI linear schemes.	97
4.11	Taxonomy of approaches to interconnect reconfiguration of mesh arrays.	99
4.12	First level redundancy approach to implementing fault tolerant trees.	100
4.13	Level redundancy on one (PE) level only.	101

4.14	SOFT approach to fault tolerant trees	102
4.15	Bussed sparing approach to tree fault-tolerance.	102
4.16	Pipelining the interconnect can be used to maintain throughput.	104
5.1	FIR Filter Section with Fixed, Preloaded Coefficients for Testbed Array	107
5.2	Row-oriented reconfiguration (with pass-transistor based switches)	109
5.3	Basic Outline of the Reconfiguration Scheme.	111
5.4	Mesh-Connected Cell Array with reconfiguration Frame per Cell	112
5.5	Examples of some reconfigured frames.	113
5.6	Fault Tolerant Power Distribution.	114
5.7	Sea-of-switches reconfiguration	114
5.8	Programmable Control of Reconfiguration State.	116
5.9	Programming the Wafer-Scale Array.	117
5.10	Allowed vertical bus configurations (Figure 1 of 4).	119
5.11	Allowed vertical bus configurations (Figure 2 of 4).	120
5.12	Allowed vertical bus configurations (Figure 3 of 4).	121
5.13	Allowed vertical bus configurations (Figure 4 of 4).	122
5.14	Internal control signals.	123
5.15	Example of a configured linear array.	124
5.16	Example of a configured mesh connected array.	126
5.17	Utilization vs. Cell Fault Probability for Frame and Other Schemes Above.	127
5.18	Unbuffered and Various Buffered Frame Designs.	128
5.19	A length of reconfigurable interconnect and its equivalent RC model.	130
5.20	Modified circuit model for a gate with a rising input.	131
5.21	Derivation of worst case delay (Case (a)) for 1 PE bypass.	132
5.22	[Next Page] Mask-Level Schematic of Monolithic WSI Array Site.	140
5.23	[Page after next] Microphotograph of fabricated wafers showing WSI and HWSI halves. The empty space and additional chip sites seen are explained in the text.	140
5.24	Speed vs. driver and transmission gate size. Case (1) Non buffered. Simple RC model.	141
5.25	Speed vs. driver and transmission gate size. Case (1) Non buffered. Complex RC model.	142
5.26	Speed vs. driver and transmission gate size. Case (2) Bypass Drivers. Simple RC model.	143

5.27	Speed vs. driver and transmission gate size. Case (2) Bypass drivers. Complex RC model.	144
5.28	Speed vs. driver and transmission gate size. Case (3) Inter-PE buffers. Simple RC model.	145
5.29	Speed vs. driver and transmission gate size. Case (3) Inter-PE buffers. Complex RC model.	146
5.30	Speed vs. driver and transmission gate size. Case (4) Fully buffered. Simple RC model.	147
5.31	Speed vs. driver and transmission gate size. Case (4) Fully buffered. Complex RC model.	148
5.32	Speed vs. driver and transmission gate size. Case (1) Non-buffered. ADVICE results.	149
5.33	Speed vs. driver and transmission gate size. Case (2) Bypass drivers. ADVICE results.	150
5.34	Speed vs. driver and transmission gate size. Case (3) Inter-PE buffers. ADVICE results.	151
6.1	Taxonomy of approaches to interconnect reconfiguration of mesh arrays.	155
6.2	Example of a reconfiguration scheme using row bypass.	156
6.3	Achieving bypass using connecting elements.	157
6.4	Approaches to bypassing within rows, combined with column steering.	159
6.5	An example of a 2-D perturbation scheme based on LI and CE switches.	160
6.6	Interstitial redundancy scheme using LI connections only.	161
6.7	Schematic Layout of direct-reconfiguration structure. (reproduced from [Sami and Stefanelli, 1986] (c)IEEE)	161
6.8	Possible logical connections to a cell, showing employment of multi- plexor structures.	162
6.9	Neighbour connections allowed using switched LI connections	164
6.10	Channel approach to fault tolerant mesh arrays.	165
6.11	Example of a reconfigured array using the channel approach (single channel width.)	166
6.12	Example of a reconfigured array using the channel approach (double channel width.)	167
6.13	Frame approach to all-GI connected array reconfiguration.	168
6.14	Example of a reconfigured frame approach array.	169
6.15	Comparison of the in-line row schemes and a combined CE/LI scheme.	171

6.16	Utilization of Interstitial Redundancy. R is the level of redundancy.	172
6.17	Utilization comparison of different all-GI connected approaches.	174
6.18	Utilization vs. % of PEs faulty for a number of variations on Hedlund's hierarchical scheme. The labels refer to the number of PEs that are considered spare in each block of 12 PEs.	175
6.19	Utilization achieved by combining the hierarchical approach with the GI-column/in-line row reconfiguration scheme for the blocks.	176
6.20	Utilization of hierarchical scheme using varied width columns.	177
6.21	Effect of array size on utilization of in-line rows/LI columns scheme.	179
6.22	Utilization of the CE & LI connections only scheme under assumptions of clustering and no clustering.	181
6.23	Utilization of the in-line rows/LI columns scheme under assumptions of clustering and no clustering.	182
6.24	Utilization of the in-line rows/GI columns scheme under assumptions of clustering and no clustering.	183
6.25	Utilization of Hedlund's scheme under assumptions of clustering and no clustering.	184
6.26	Utilization of the dynamically varied block size hierarchical scheme under assumptions of clustering and no clustering.	185
6.27	Utilization of all-GI schemes under assumptions of clustering and no clustering.	186
6.28	Relative frequencies of maximum switch lengths, in terms of number of switches in that path for the in-line rows/GI columns scheme. The raw array consisted of 100 PEs.	188
6.29	Number of switches in in-line rows/GI columns scheme for a number of array sizes.	190
6.30	Number of switches in longest path for all-GI schemes.	191
6.31	Number of switches in longest path for all-GI schemes – clustered faults.	192
6.32	A length of reconfigurable interconnect and its equivalent RC model.	194
6.33	Optimum communications speed for different switch numbers and inter-switch wiring distances.	195
6.34	Communications speed for different switch numbers and inter-switch wiring distances with the switch size set to $S = 10$	197
6.35	Approximate speed comparison of different redundancy approaches.	198
6.36	Improving in-line row schemes' effectiveness by making the row reconfiguration wiring itself defect tolerant.	204

6.37 GI columns/in-line rows scheme modification to improve speed. 212

6.38 Vertical connections for an increased speed all-GI scheme. The horizontal connections are identical in nature. 213

List of Tables

1.1	Comparison of Packages Figures of Merit	7
2.1	TRW's superchip set	18
3.1	Yield formula for different defect density distributions	41
5.1	ADVICE Results: Driver and transmission gate size vs. frequency (MHz)	133
5.2	Area \times Delay products for the first three cases	136
6.1	Comparison of Utilization and optimum communications speed at dif- ferent failure rates.	199
6.2	Area effects of reconfiguration wiring and switching overhead.	201
6.3	$E(P)$ of 100 mm square arrays with different reconfiguration schemes. $D_0 = 0.03$ defects/mm ² . <i>Switch size is 5.</i>	203
6.4	$E(P)$ of 100 mm square arrays with different reconfiguration schemes. $D_0 = 0.03$ defects/mm ² . <i>Switch size is 1.</i>	204
6.5	Comparison of different schemes with switch size=5.	206
6.6	Comparison of different schemes with switch size= 1.	207
6.7	Comparison of different schemes with switch size=1.	208

Acknowledgements

As no man is an island, no PhD thesis is completed in isolation, and I wish to thank all of those who contributed to the environment in which this thesis was built. As many people contributed in one way or another to my finishing of this task, I am sure that you all are not covered. Apologies to those I have missed.

First of all thanks to my supervisor, Kamran Eshraghian, whose boundless enthusiasm and energy, even in the face of adversity, has always impressed me. His paving of the road to the end of this task is much appreciated. Thanks also to Pat Clarke, of the Australian Defence Science and Technology Organisation, a true scientist, with a deep curiosity for all things mathematical. I am very grateful to Pat for his suggestions. Now to the last, but not least, of the "Big Three", Stu Tewksbury of AT&T Bell Laboratories. Thanks for providing me the opportunity to work at AT&T Bell Laboratories, and thanks also for your ever ready optimism and help, both inside and outside my thesis.

Now to the team efforts. First of all back to AT&T Bell Laboratories in Holmdel, New Jersey. There a multitude of people gave me help, both technically, and also with the day to day problems of living in a foreign land. First, to Bryan Ackland, and his department. Their help was essential for the production of the "frame" wafers and I also thank them for their general stimulus. In particular I wish to thank Bob Clarke, Jo Othmer, Mehdi Hatamian, Glenn Cash, Jay O'Neill and Adriaan Ligtenberg. Others, at Bell Labs, that deserve to be thanked for their many useful discussions include Larry Hornak, Trevor Little, Tom Wik, Dave Beecham and Vijay Kumar. On the personal side I found many Americans helpful in the often difficult experience of living in the United States. As well as Bryan (who is actually Australian) and Stu I wish to particularly thank Miles Murdocca, Teri Lindstrom and Ruth Dossica (not of AT&T) for their help in this area.

Next to my colleagues here at the University of Adelaide. I wish to thank Micheal Liebelt for his invaluable help with the computing facilities here. I would like to also express my gratitude to Warren Marwood, and the TFB team (in particular John Rockliff, Alex Dickinson, Micheal Pope, Greg Zyner and Syd Fensom) for their stimulus and assistance. Additional thanks to the members of the FES for helping me to survive the PhD process.

Funding for this research was provided by AT&T Bell Laboratories and the Australian Defence Science and Technology Organisation and to them I am grateful.

Finally I would like to express gratitude to my family and to Sandra Whittle for

their critical personal support at various stages of this work.

Preface

I hereby declare that this thesis contains no material which has been accepted for the award of any other degree or diploma in any University and that, to the best of my knowledge and belief, this thesis contains no material previously published or written by another person, except where due reference is made in the text of this thesis. I also consent to this thesis being made available for photocopying and loan.

P.D. Franzon

23 December, 1988.