Using noise to break the noise barrier in circuits

Abstract

Technology advances tend to reduce minimum dimensions and source voltages to maintain scaling rules. Both scaling trends make noise more critical, reduce yield and increase device parameter fluctuations. This paper presents a statistical model that permits the study of noise and parameter deviations on gates. Using this model stochastic resonance (SR) is studied both in single devices and arrays for subthreshold and suprathreshold input signals. The SR is measured by the signal-to-noise ratio (SNR) in the time domain and a modified SNR is proposed to take into account all the effects induced by noise in gates. With this measure subthreshold and suprathreshold SR is reviewed. Finally, a discussion of the possibility of considering noise a part of the electronic circuits is presented, suggesting that it could be a solution to some of the emerging problems in future nanotechnologies.