Please use this identifier to cite or link to this item:
https://hdl.handle.net/2440/58402
Citations | ||
Scopus | Web of Science® | Altmetric |
---|---|---|
?
|
?
|
Type: | Conference paper |
Title: | Increasing throughput of a RISC architecture using arithmetic data value speculation |
Author: | Kelly, D. Phillips, B. Al-Sarawi, S. |
Citation: | Proceedings of Asilomar 2009: pp.915-920 |
Publisher: | IEEE |
Publisher Place: | CD |
Issue Date: | 2009 |
ISBN: | 9781424458271 |
ISSN: | 1058-6393 |
Conference Name: | Asilomar Conference on Signals, Systems & Computers (43rd : 2009 : Pacific Grove, California) |
Statement of Responsibility: | Daniel R. Kelly, Braden J. Phillips and Said Al-Sarawi |
Abstract: | Arithmetic data value speculation (ADVS) is a scheme to increase the throughput of a processor pipeline similar to conventional branch prediction. An approximate arithmetic unit, with an associated probability of correctness, provides an approximate result earlier than an exact unit, allowing the speculative issue of dependent operations. This paper investigates the performance gain in terms of retired instructions per clock (IPC) by employing ADVS in a RISC processor. Simulated results show the effect of probability of correctness and latency of approximate arithmetic units on IPC. In particular, minimum requirements for approximate arithmetic units are characterized, and maximum increase in IPC is shown for typical benchmark applications. |
Rights: | ©2009 IEEE |
DOI: | 10.1109/ACSSC.2009.5470009 |
Published version: | http://dx.doi.org/10.1109/acssc.2009.5470009 |
Appears in Collections: | Aurora harvest Electrical and Electronic Engineering publications |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.