1. Adelaide Research & Scholarship
  2. Schools and Disciplines
  3. School of Electrical and Electronic Engineering
  4. Electrical and Electronic Engineering publications
Please use this identifier to cite or link to this item: https://hdl.handle.net/2440/85333
Citations
Scopus Web of Science® Altmetric
?
?
Full metadata record
DC FieldValueLanguage
dc.contributor.authorLim, C.C.-
dc.contributor.authorTeo, K.L.-
dc.contributor.authorHang, C.C.-
dc.date.issued1988-
dc.identifier.citationInternational Journal of Systems Science, 1988; 19(7):1335-1344-
dc.identifier.issn0020-7721-
dc.identifier.issn1464-5319-
dc.identifier.urihttp://hdl.handle.net/2440/85333-
dc.description.abstractPole-assignment controller design suffers from the disadvantage that the prescribed pole locations may not be a suitable choice when the dynamics of the process are changing. A general design method that restricts the closed-loop poles to be within a certain desired region specified by engineering judgement, instead of fixing the poles in a prescribed location, is presented. The method can be used for regulating a process with time delay, non-minimum zero-phase behaviour, and open-loop unstable characteristics.-
dc.description.statementofresponsibilityC. C. Lim, K. L. Teo and C. C. Hang-
dc.language.isoen-
dc.publisherTaylor & Francis-
dc.rightsCopyright status unknown-
dc.source.urihttp://dx.doi.org/10.1080/00207728808547165-
dc.titleGeneral pole restriction controller design-
dc.typeJournal article-
dc.identifier.doi10.1080/00207728808547165-
pubs.publication-statusPublished-
dc.identifier.orcidLim, C.C. [0000-0002-2463-9760]-
Appears in Collections:Aurora harvest 2
Electrical and Electronic Engineering publications

Files in This Item:
There are no files associated with this item.
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.