Please use this identifier to cite or link to this item:
https://hdl.handle.net/2440/40078
Citations | ||
Scopus | Web of Science® | Altmetric |
---|---|---|
?
|
?
|
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Celenski, P. | - |
dc.contributor.author | Al-Sarawi, S. | - |
dc.contributor.author | Abbott, D. | - |
dc.contributor.author | Cotofana, S. | - |
dc.contributor.author | Vassiliadis, S. | - |
dc.contributor.editor | Smailagic, A. | - |
dc.contributor.editor | Bayoumi, M. | - |
dc.date.issued | 2004 | - |
dc.identifier.citation | IEEE Computer Society Annual Symposium on VLSI : proceedings : Emerging trends in VLSI systems design : 19-20 February, 2004, Lafayette, Louisiana / Asim Smailagic and Magdy Bayoumi (eds.):pp.127-132 | - |
dc.identifier.isbn | 0769520979 | - |
dc.identifier.isbn | 9780769520971 | - |
dc.identifier.issn | 2159-3477 | - |
dc.identifier.issn | 2159-3477 | - |
dc.identifier.uri | http://hdl.handle.net/2440/40078 | - |
dc.description | Copyright © 2004 IEEE | - |
dc.description.abstract | This paper presents the design exploration of CMOS 64-bit adders designed using threshold logic gates based on systematic transistor level delay estimation using Logical Effort (LE). The adders are hybrid designs consisting of domino and the recently proposed Charge Recycling Threshold Logic (CRTL). The delay evaluation is based LE modeling of the delay of the domino and CRTL gates. From the initial estimations, we select the 8-bit sparse carry look-ahead/carry-select scheme. Simulations indicate a delay of less than 5 FO4, which is 1.1 FO4 or 17% faster than the nearest domino design. | - |
dc.description.statementofresponsibility | Peter Celinski, Said Al-Sarawi, Derek Abbott, Sorin Cotofana and Stamatis Vassiliadis | - |
dc.language.iso | en | - |
dc.publisher | IEEE Computer Society | - |
dc.relation.ispartofseries | IEEE Computer Society Annual on VLSI | - |
dc.source.uri | http://dx.doi.org/10.1109/isvlsi.2004.1339519 | - |
dc.title | Logical effort based design exploration of 64-bit adders using a mixed dynamic-CMOS/threshold-logic approach | - |
dc.type | Conference paper | - |
dc.contributor.conference | IEEE Computer Society Symposium on VLSI (2004 : Lafayette, Louisiana) | - |
dc.identifier.doi | 10.1109/ISVLSI.2004.1339519 | - |
dc.publisher.place | Online | - |
pubs.publication-status | Published | - |
dc.identifier.orcid | Al-Sarawi, S. [0000-0002-3242-8197] | - |
dc.identifier.orcid | Abbott, D. [0000-0002-0945-2674] | - |
Appears in Collections: | Aurora harvest Electrical and Electronic Engineering publications |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
hdl_40078.pdf | 160.69 kB | Publisher's PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.